欢迎访问ic37.com |
会员登录 免费注册
发布采购

FDC37B776 参数 Datasheet PDF下载

FDC37B776图片预览
型号: FDC37B776
PDF下载: 下载PDF文件 查看货源
内容描述: 增强的超级I / O控制器带唤醒特点 [ENHANCED SUPER I/O CONTROLLER WITH WAKE UP FEATURES]
分类和应用: 控制器
文件页数/大小: 196 页 / 566 K
品牌: SMSC [ SMSC CORPORATION ]
 浏览型号FDC37B776的Datasheet PDF文件第99页浏览型号FDC37B776的Datasheet PDF文件第100页浏览型号FDC37B776的Datasheet PDF文件第101页浏览型号FDC37B776的Datasheet PDF文件第102页浏览型号FDC37B776的Datasheet PDF文件第104页浏览型号FDC37B776的Datasheet PDF文件第105页浏览型号FDC37B776的Datasheet PDF文件第106页浏览型号FDC37B776的Datasheet PDF文件第107页  
An interrupt is generated when serviceIntr is 0  
and the number of bytes in the FIFO is greater  
than or equal to (16-<threshold>). (If the  
the FIFO is empty it can be filled with a single  
burst before the empty bit needs to be re-read.  
Otherwise  
it  
may  
be  
filled  
with  
threshold  
=
12, then the interrupt is set  
writeIntrThreshold bytes.  
whenever there are 4-16 bytes in the FIFO). The  
PINT pin can be used for interrupt-driven  
systems. The host must respond to the request  
by reading data from the FIFO. This process is  
repeated until the last byte is transferred out of  
the FIFO. If at this time the FIFO is full, it can  
writeIntrThreshold =  
(16-<threshold>) free  
bytes in FIFO  
An interrupt is generated when serviceIntr is 0  
and the number of bytes in the FIFO is less than  
or equal to <threshold>. (If the threshold = 12,  
then the interrupt is set whenever there are 12 or  
less bytes of data in the FIFO.) The PINT pin  
can be used for interrupt-driven systems. The  
host must respond to the request by writing data  
to the FIFO. If at this time the FIFO is empty, it  
can be completely filled in a single burst,  
otherwise a minimum of (16-<threshold>) bytes  
may be written to the FIFO in a single burst.  
This process is repeated until the last byte is  
transferred into the FIFO.  
be completely emptied in  
a single burst,  
otherwise a minimum of (16-<threshold>) bytes  
may be read from the FIFO in a single burst.  
Programmed I/O - Transfers from the Host to  
the FIFO  
In the forward direction an interrupt occurs when  
serviceIntr is 0 and there are writeIntrThreshold  
or more bytes free in the FIFO. At this time if  
103  
 复制成功!