欢迎访问ic37.com |
会员登录 免费注册
发布采购

FDC37B72X_07 参数 Datasheet PDF下载

FDC37B72X_07图片预览
型号: FDC37B72X_07
PDF下载: 下载PDF文件 查看货源
内容描述: 128引脚增强型超级I / O控制器,支持ACPI [128 Pin Enhanced Super I/O Controller with ACPI Support]
分类和应用: 控制器
文件页数/大小: 238 页 / 816 K
品牌: SMSC [ SMSC CORPORATION ]
 浏览型号FDC37B72X_07的Datasheet PDF文件第219页浏览型号FDC37B72X_07的Datasheet PDF文件第220页浏览型号FDC37B72X_07的Datasheet PDF文件第221页浏览型号FDC37B72X_07的Datasheet PDF文件第222页浏览型号FDC37B72X_07的Datasheet PDF文件第224页浏览型号FDC37B72X_07的Datasheet PDF文件第225页浏览型号FDC37B72X_07的Datasheet PDF文件第226页浏览型号FDC37B72X_07的Datasheet PDF文件第227页  
TABLE 93 - EPP 1.9 DATA OR ADDRESS READ CYCLE TIMING  
NAME  
DESCRIPTION  
PDATA Hi-Z to Command Asserted  
nIOR Asserted to PDATA Hi-Z  
nWAIT Deasserted to Command Deasserted  
(Note 1)  
MIN  
0
0
TYP  
MAX  
30  
50  
UNITS  
ns  
ns  
t1  
t2  
t3  
60  
180  
ns  
t4  
t5  
t6  
t7  
t8  
Command Deasserted to PDATA Hi-Z  
Command Asserted to PDATA Valid  
PDATA Hi-Z to nWAIT Deasserted  
PDATA Valid to nWAIT Deasserted  
nIOR Asserted to IOCHRDY Asserted  
nWRITE Deasserted to nIOR Asserted (Note 2)  
nWAIT Deasserted to IOCHRDY Deasserted  
(Note 1)  
0
0
0
0
0
ns  
ns  
μs  
ns  
ns  
ns  
ns  
24  
t9  
t10  
0
60  
160  
t11  
t12  
t13  
t14  
t15  
t16  
t17  
t18  
t19  
t20  
t21  
t22  
t23  
t24  
t25  
t26  
t27  
t28  
IOCHRDY Deasserted to nIOR Deasserted  
nIOR Deasserted to SDATA Hi-Z (Hold Time)  
PDATA Valid to SDATA Valid  
nWAIT Asserted to Command Asserted  
Time Out  
nWAIT Deasserted to PDATA Driven (Note 1)  
nWAIT Deasserted to nWRITE Modified (Notes 1,2)  
SDATA Valid to IOCHRDY Deasserted (Note 3)  
Ax Valid to nIOR Asserted  
0
0
0
ns  
ns  
ns  
ns  
μs  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
40  
75  
195  
12  
190  
190  
85  
0
10  
60  
60  
0
40  
10  
0
40  
60  
0
60  
0
nIOR Deasserted to Ax Invalid  
10  
185  
nWAIT Asserted to nWRITE Deasserted  
nIOR Deasserted to nIOW or nIOR Asserted  
nWAIT Asserted to PDIR Set (Note 1)  
PDATA Hi-Z to PDIR Set  
nWAIT Asserted to PDATA Hi-Z (Note 1)  
PDIR Set to Command  
185  
180  
20  
180  
nWAIT Deasserted to PDIR Low (Note 1)  
nWRITE Deasserted to Command  
60  
1
Note 1: nWAIT is considered to have settled after it does not transition for a minimum of 50 ns.  
Note 2: When not executing a write cycle, EPP nWRITE is inactive high.  
Note 3: 85 is true only if t7 = 0.  
224  
 复制成功!