Read/Write (Valid only in ECP Mode)
1: Disables the interrupt generated on the
asserting edge of nFault.
re-enable the interrupts. Writing this bit to a 1
will not cause an interrupt.
case dmaEn=1:
0: Enables an interrupt pulse on the high to low
edge of nFault. Note that an interrupt will be
generated if nFault is asserted (interrupting)
and this bit is written from a 1 to a 0. This
prevents interrupts from being lost in the time
between the read of the ecr and the write of
the ecr.
During DMA (this bit is set to a 1 when
terminal count is reached).
case dmaEn=0 direction=0:
This bit shall be set to 1 whenever there are
writeIntrThreshold or more bytes free in the
FIFO.
case dmaEn=0 direction=1:
This bit shall be set to 1 whenever there are
readIntrThreshold or more valid bytes to be
read from the FIFO.
BIT 3 dmaEn
Read/Write
1: Enables DMA (DMA starts when serviceIntr is
0).
BIT 1 full
0: Disables DMA unconditionally.
BIT 2 serviceIntr
Read/Write
Read only
1: The FIFO cannot accept another byte or the
FIFO is completely full.
0: The FIFO has at least 1 free byte.
BIT 0 empty
1: Disables DMA and all of the service
interrupts.
0: Enables one of the following 3 cases of
Read only
interrupts. Once one of the
interrupts has occurred serviceIntr bit shall be
set to a 1 by hardware. It must be reset to 0 to
3
service
1: The FIFO is completely empty.
0: The FIFO contains at least 1 byte of data.
100
SMSC [ SMSC CORPORATION ]
