欢迎访问ic37.com |
会员登录 免费注册
发布采购

EMC2300-AZC 参数 Datasheet PDF下载

EMC2300-AZC图片预览
型号: EMC2300-AZC
PDF下载: 下载PDF文件 查看货源
内容描述: 风扇控制装置高频PWM和温度监视器 [Fan Control Device with High Frequency PWM and Temperature Monitors]
分类和应用: 风扇装置监视器光电二极管
文件页数/大小: 81 页 / 1625 K
品牌: SMSC [ SMSC CORPORATION ]
 浏览型号EMC2300-AZC的Datasheet PDF文件第53页浏览型号EMC2300-AZC的Datasheet PDF文件第54页浏览型号EMC2300-AZC的Datasheet PDF文件第55页浏览型号EMC2300-AZC的Datasheet PDF文件第56页浏览型号EMC2300-AZC的Datasheet PDF文件第58页浏览型号EMC2300-AZC的Datasheet PDF文件第59页浏览型号EMC2300-AZC的Datasheet PDF文件第60页浏览型号EMC2300-AZC的Datasheet PDF文件第61页  
Fan Control Device with High Frequency PWM and Temperature Monitors  
Datasheet  
Note: Clearing the individual enable bits.  
1. An interrupt status bit will never change from a 0 to a 1 when the corresponding individual interrupt  
enable bit is cleared (set to 0), regardless of whether the limits are violated during a measurement.  
2. If the individual enable bit is cleared while the associated status bit is 1, the status bit will be  
cleared when the associated reading register is updated. The reading registers only get updated  
when the START bit is set to ‘1’. If the enable bit is cleared when the START bit is 0, the associated  
interrupt status bit will not be cleared until the start bit is set to 1 and the associated reading register  
is updated.  
Table 8.16 Interrupt Status Register 2  
BIT  
NAME  
R/W DEFAULT  
DESCRIPTION  
0
1
2
Reserved  
Reserved  
R
R
R
0
0
0
Reserved  
Reserved  
TACH1  
Slow/Stalled  
The EMC2300 automatically sets this bit to 1 when the TACH1 input  
reading is above the value set in the Tach1 Minimum MSB and LSB  
registers.  
3
4
5
6
TACH2  
Slow/Stalled  
R
R
R
R
0
0
0
0
The EMC2300 automatically sets this bit to 1 when the TACH2 input  
reading is above the value set in the Tach2 Minimum MSB and LSB  
registers.  
TACH3  
Slow/Stalled  
The EMC2300 automatically sets this bit to 1 when the TACH3 input  
reading is above the value set in the Tach3 Minimum MSB and LSB  
registers.  
TACH4  
Slow/Stalled  
The EMC2300 automatically sets this bit to 1 when the TACH4 input  
reading is above the value set in the Tach4 Minimum MSB and LSB  
registers.  
Remote  
Diode 1 Fault  
The EMC2300 automatically sets this bit to 1 when there is either a short  
or open circuit fault on the Remote1+ or Remote1- thermal diode input  
pins as defined in the section Diode Fault on page 24.  
Note:  
If the START bit is set and a fault condition exists, the Remote  
Diode 1 reading register will be forced to 80h.  
7
Remote  
Diode 2 Fault  
R
0
The EMC2300 automatically sets this bit to 1 when there is either a short  
or open circuit fault on the Remote2+ or Remote2- thermal diode input  
pins as defined in the section Diode Fault on page 24.  
Note:  
If the START bit is set and a fault condition exists, the Remote  
Diode 2 reading register will be forced to 80h.  
8.2.10  
Registers 44-4Dh: Voltage Limit Registers  
Table 8.17 Registers 44-4Dh: Voltage Limit Registers  
Register  
Address  
Read/  
Write  
Bit 7  
(MSb)  
Bit 0  
(LSb)  
Default  
Value  
Register Name  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
46h  
47h  
48h  
49h  
R/W  
R/W  
R/W  
R/W  
Vccp Low Limit  
Vccp High Limit  
VCC Low Limit  
VCC High Limit  
7
7
7
7
6
6
6
6
5
5
5
5
4
4
4
4
3
3
3
3
2
2
2
2
1
1
1
1
0
0
0
0
00h  
FFh  
00h  
FFh  
Setting the Lock bit has no effect on these registers.  
If a voltage input either exceeds the value set in the voltage high limit register or falls below or equals  
the value set in the voltage low limit register, the corresponding bit will be set automatically by the  
EMC2300 in the interrupt status registers (41-42h). Voltages are presented in the registers at ¾ full  
scale for the nominal voltage, meaning that at nominal voltage, each input will be C0h, as shown in  
Table 8.18.  
SMSC EMC2300  
Revision 0.2 (06-14-06)  
DATA5S7HEET