欢迎访问ic37.com |
会员登录 免费注册
发布采购

EMC1412-2-ACZL-TR 参数 Datasheet PDF下载

EMC1412-2-ACZL-TR图片预览
型号: EMC1412-2-ACZL-TR
PDF下载: 下载PDF文件 查看货源
内容描述: 多通道1温度传感器,带有beta补偿 [Multiple Channel 1 Temperature Sensor with Beta Compensation]
分类和应用: 传感器换能器温度传感器输出元件
文件页数/大小: 47 页 / 789 K
品牌: SMSC [ SMSC CORPORATION ]
 浏览型号EMC1412-2-ACZL-TR的Datasheet PDF文件第27页浏览型号EMC1412-2-ACZL-TR的Datasheet PDF文件第28页浏览型号EMC1412-2-ACZL-TR的Datasheet PDF文件第29页浏览型号EMC1412-2-ACZL-TR的Datasheet PDF文件第30页浏览型号EMC1412-2-ACZL-TR的Datasheet PDF文件第32页浏览型号EMC1412-2-ACZL-TR的Datasheet PDF文件第33页浏览型号EMC1412-2-ACZL-TR的Datasheet PDF文件第34页浏览型号EMC1412-2-ACZL-TR的Datasheet PDF文件第35页  
Multiple Channel 1°C Temperature Sensor with Beta Compensation  
Datasheet  
7.8  
One Shot Register  
Table 7.9 One Shot Register  
B6 B5 B4 B3  
ADDR.  
0Fh  
R/W  
REGISTER  
B7  
B2  
B1  
B0  
DEFAULT  
Writing to this register initiates a single conversion cycle. Data  
is not stored and always reads 00h  
W
One Shot  
00h  
The One Shot Register is used to initiate a one shot command. Writing to the one shot register when  
the device is in standby mode and BUSY bit (in Status Register) is ‘0’, will immediately cause the ADC  
to update all temperature measurements. Writing to the One Shot Register while the device is in active  
mode will have no effect.  
7.9  
Therm Limit Registers  
Table 7.10 Therm Limit Registers  
ADDR.  
R/W  
REGISTER  
B7  
B6  
B5  
B4  
B3  
B2  
B1  
B0  
DEFAULT  
External  
Diode Therm  
Limit  
55h  
(85°C)  
19h  
R/W  
128  
64  
32  
16  
8
4
2
1
Internal Diode  
Therm Limit  
55h  
(85°C)  
20h  
21h  
R/W  
R/W  
128  
128  
64  
64  
32  
32  
16  
16  
8
8
4
4
2
2
1
1
Therm  
Hysteresis  
0Ah  
(10°C)  
The Therm Limit Registers are used to determine whether a critical thermal event has occurred. If the  
measured temperature exceeds the Therm Limit, the THERM pin is asserted. The limit setting must  
match the chosen data format of the temperature reading registers.  
Unlike the ALERT pin, the THERM pin cannot be masked. Additionally, the THERM pin will be released  
once the temperature drops below the corresponding threshold minus the Therm Hysteresis.  
7.10  
Channel Mask Register  
Table 7.11 Channel Mask Register  
ADDR.  
R/W  
REGISTER  
B7  
B6  
B5  
B4  
B3  
B2  
B1  
B0  
DEFAULT  
Channel  
Mask  
E
INT  
MASK  
1Fh  
R/W  
-
-
-
-
-
-
00h  
MASK  
The Channel Mask Register controls individual channel masking. When a channel is masked, the  
ALERT pin will not be asserted when the masked channel reads a diode fault or out of limit error. The  
channel mask does not mask the THERM pin.  
Bit 1 - EMASK - Masks the ALERT pin from asserting when the External Diode channel is out of limit  
or reports a diode fault.  
„
‘0’ (default) - The External Diode channel will cause the ALERT pin to be asserted if it is out of  
limit or reports a diode fault.  
SMSC EMC1412  
Revision 1.41 (02-23-12)  
DATA3S1HEET