欢迎访问ic37.com |
会员登录 免费注册
发布采购

COM20051I 参数 Datasheet PDF下载

COM20051I图片预览
型号: COM20051I
PDF下载: 下载PDF文件 查看货源
内容描述: 集成微控制器和ARCNET ( ANSI 878.1 )接口 [Integrated Microcontroller and ARCNET (ANSI 878.1) Interface]
分类和应用: 微控制器
文件页数/大小: 74 页 / 309 K
品牌: SMSC [ SMSC CORPORATION ]
 浏览型号COM20051I的Datasheet PDF文件第5页浏览型号COM20051I的Datasheet PDF文件第6页浏览型号COM20051I的Datasheet PDF文件第7页浏览型号COM20051I的Datasheet PDF文件第8页浏览型号COM20051I的Datasheet PDF文件第10页浏览型号COM20051I的Datasheet PDF文件第11页浏览型号COM20051I的Datasheet PDF文件第12页浏览型号COM20051I的Datasheet PDF文件第13页  
SIGNAL NAME
PORT 0
PORT 1
Table 1 - Emulate Mode
EMUL = 0
Bidirectional
Bidirectional
EMUL = 1
Bidirectional
HI-Z (except for pins
designated as interrupt
destinations)
Input
Output
Input
Input
HI-Z
PORT 2
INT0,1
(P3.2, P3.3)
RD/WR
(P3.6, P3.7)
ALE
TX,T0, T1
(P3.1,3.4,3.5)
nPSEN
Output
Input
Output
Output
Output
Address Decoding
The COM20051I, as described previously, maps the ARCNET registers into the 80C32's External Data Memory
space. This provides system flexibility because the location of the ARCNET registers can be located anywhere within
the 64K External Data Memory space. The precise location can be resolved with a 256-byte page. The location of
that page in the External Data Memory space is pointed to by the
read/write
Address Decode Register, as shown in
Figure 2. The Address Decode Register is located at FFFFh of the External Data Memory space. It holds the upper
8 bits of the 16-bit address at which the 256 page boundary will start. This register must be programmed prior to any
access to the ARCNET core. The default value is 0000h.
The ARCNET core register page must be mapped away from the external RAM prior to any access to the external
RAM by the software. Failure to do this may result in incorrect data write and read operations to the external RAM as
well as the core registers.
SMSC DS – COM20051I
Page 9
Rev. 03/27/2000