欢迎访问ic37.com |
会员登录 免费注册
发布采购

SII3114CTU 参数 Datasheet PDF下载

SII3114CTU图片预览
型号: SII3114CTU
PDF下载: 下载PDF文件 查看货源
内容描述: PCI串行ATA控制器 [PCI to Serial ATA Controller]
分类和应用: 外围集成电路控制器PC时钟
文件页数/大小: 127 页 / 559 K
品牌: SILICONIMAGE [ Silicon image ]
 浏览型号SII3114CTU的Datasheet PDF文件第20页浏览型号SII3114CTU的Datasheet PDF文件第21页浏览型号SII3114CTU的Datasheet PDF文件第22页浏览型号SII3114CTU的Datasheet PDF文件第23页浏览型号SII3114CTU的Datasheet PDF文件第25页浏览型号SII3114CTU的Datasheet PDF文件第26页浏览型号SII3114CTU的Datasheet PDF文件第27页浏览型号SII3114CTU的Datasheet PDF文件第28页  
SiI3114 PCI to Serial ATA Controller  
Data Sheet  
Silicon Image, Inc.  
PCI Reset  
Pin Name: PCI_RST_N  
Pin Number: 96  
PCI_RST_N is an active low input that is used to set the internal registers to their initial state. PCI_RST_N is  
typically the system power-on reset signal as distributed on the PCI bus.  
PCI M66EN  
Pin Name: PCI_M66EN  
Pin Number: 152  
This pin configures the PCI bus operating frequency. When low, the PCI bus operates from 0 to 33 MHz. When  
high, the PCI bus operates from 33MHz to 66MHz.  
Miscellaneous I/O  
Flash Signals  
Pin Name: FL_ADDR00 / CLASS_SEL  
Pin Number: 49  
When PCI_RST_N is deasserted, this pin is an output and represents flash memory address bit 0. During reset, it  
is sampled to configure Mass Storage class or RAID mode in the PCI Class Code register. A high on this pin sets  
Mass Storage class, a low sets RAID mode. The configuration state is latched internally when PCI_RST_N is  
deasserted. This pad is internally pulled high to enable Mass Storage class if left unconnected.  
Pin Name: FL_ADDR01 / BA5_EN  
Pin Number: 50  
When PCI_RST_N is deasserted, this pin is an output and represents flash memory address bit 1 During reset, it  
is sampled to configure Base address register 5. A high on this pin enables base address register 5, a low  
disables base address register 5. The configuration state is latched internally when PCI_RST_N is deasserted.  
This pin is internally pulled high to enable Base address register 5 when left unconnected.  
Pin Name: FL_ADDR[02-18]  
Pin Numbers: 51, 54-57, 62-64, 66-69, 75-77, 79, 80  
Flash Memory address bits; 19 total for 512K address space. Flash address pins 14 to 18 are used to select  
internal test modes in conjunction with the TEST_MODE pin.  
Pin Name: FL_DATA[0-7]  
Pin Numbers: 85-87, 90-94  
8-bit Flash memory data bus or GPIO pins  
Pin Name: FL_RD_N  
Pin Number: 52  
Flash read enable signal, active low  
Pin Name: FL_WR_N  
Pin Number: 53  
Flash write enable signal, active low  
Pin Name: FL_CS_N  
Pin Number: 81  
Flash chip select signal, active low  
Serial EEPROM Interface Signals  
Pin Name: EEPROM_SDAT  
Pin Number: 47  
Serial Interface (I2C) data line  
Pin Name: EEPROM_SCLK  
Pin Number: 48  
Serial Interface (I2C) clock  
SiI-DS-0103-D  
16  
© 2007 Silicon Image, Inc.  
 复制成功!