欢迎访问ic37.com |
会员登录 免费注册
发布采购

SI1002-C-GM 参数 Datasheet PDF下载

SI1002-C-GM图片预览
型号: SI1002-C-GM
PDF下载: 下载PDF文件 查看货源
内容描述: 超低功耗, 64/32 KB , 10位ADC, MCU ,集成了240-960兆赫的EZRadioPRO收发器 [Ultra Low Power, 64/32 kB, 10-Bit ADC MCU with Integrated 240-960 MHz EZRadioPRO Transceiver]
分类和应用:
文件页数/大小: 376 页 / 2369 K
品牌: SILICON [ SILICON ]
 浏览型号SI1002-C-GM的Datasheet PDF文件第238页浏览型号SI1002-C-GM的Datasheet PDF文件第239页浏览型号SI1002-C-GM的Datasheet PDF文件第240页浏览型号SI1002-C-GM的Datasheet PDF文件第241页浏览型号SI1002-C-GM的Datasheet PDF文件第243页浏览型号SI1002-C-GM的Datasheet PDF文件第244页浏览型号SI1002-C-GM的Datasheet PDF文件第245页浏览型号SI1002-C-GM的Datasheet PDF文件第246页  
Si1000/1/2/3/4/5  
23.1.1.1. SHUTDOWN State  
The SHUTDOWN state is the lowest current consumption state of the device with nominally less than  
15 nA of current consumption. The shutdown state may be entered by driving the SDN pin (Pin 20) high.  
The SDN pin should be held low in all states except the SHUTDOWN state. In the SHUTDOWN state, the  
contents of the registers are lost and there is no SPI access.  
When the chip is connected to the power supply, a POR will be initiated after the falling edge of SDN. After  
a POR, the device will be in READY mode with the buffers enabled.  
23.1.1.1.1. IDLE State  
There are five different modes in the IDLE state which may be selected by "Register 07h. Operating Mode  
and Function Control 1". All modes have a tradeoff between current consumption and response time to  
TX/RX mode. This tradeoff is shown in Table 23.2. After the POR event, SWRESET, or exiting from the  
SHUTDOWN state the chip will default to the IDLE-READY mode. After a POR event the interrupt registers  
must be read to properly enter the SLEEP, SENSOR, or STANDBY mode and to control the 32 kHz clock  
correctly.  
23.1.1.1.2. STANDBY Mode  
STANDBY mode has the lowest current consumption of the five IDLE states with only the LPLDO enabled  
to maintain the register values. In this mode the registers can be accessed in both read and write mode.  
The STANDBY mode can be entered by writing 0h to "Register 07h. Operating Mode and Function Control  
1". If an interrupt has occurred (i.e., the nIRQ pin = 0) the interrupt registers must be read to achieve the  
minimum current consumption. Additionally, the ADC should not be selected as an input to the GPIO in this  
mode as it will cause excess current consumption.  
23.1.1.1.3. SLEEP Mode  
In SLEEP mode the LPLDO is enabled along with the Wake-Up-Timer, which can be used to accurately  
wake-up the radio at specified intervals. See “Wake-Up Timer and 32 kHz Clock Source” on page 275 for  
more information on the Wake-Up-Timer. SLEEP mode is entered by setting enwt = 1 (40h) in "Register  
07h. Operating Mode and Function Control 1". If an interrupt has occurred (i.e., the nIRQ pin = 0) the inter-  
rupt registers must be read to achieve the minimum current consumption. Also, the ADC should not be  
selected as an input to the GPIO in this mode as it will cause excess current consumption.  
23.1.1.1.4. SENSOR Mode  
In SENSOR mode either the Low Battery Detector, Temperature Sensor, or both may be enabled in addi-  
tion to the LPLDO and Wake-Up-Timer. The Low Battery Detector can be enabled by setting enlbd = 1 in  
"Register 07h. Operating Mode and Function Control 1". See “Temperature Sensor” on page 272 and “Low  
Battery Detector” on page 274 for more information on these features. If an interrupt has occurred (i.e.,  
the nIRQ pin = 0) the interrupt registers must be read to achieve the minimum current consumption.  
23.1.1.1.5. READY Mode  
READY Mode is designed to give a fast transition time to TX mode with reasonable current consumption.  
In this mode the Crystal oscillator remains enabled reducing the time required to switch to TX or RX mode  
by eliminating the crystal start-up time. READY mode is entered by setting xton = 1 in "Register 07h. Oper-  
ating Mode and Function Control 1". To achieve the lowest current consumption state the crystal oscillator  
buffer should be disabled in “Register 62h. Crystal Oscillator Control and Test.” To exit READY mode,  
bufovr (bit 1) of this register must be set back to 0.  
23.1.1.1.6. TUNE Mode  
In TUNE mode the PLL remains enabled in addition to the other blocks enabled in the IDLE modes. This  
will give the fastest response to TX mode as the PLL will remain locked but it results in the highest current  
consumption. This mode of operation is designed for frequency hopping spread spectrum systems  
(FHSS). TUNE mode is entered by setting pllon = 1 in "Register 07h. Operating Mode and Function Con-  
trol 1". It is not necessary to set xton to 1 for this mode, the internal state machine automatically enables  
the crystal oscillator.  
242  
Rev. 1.0  
 复制成功!