欢迎访问ic37.com |
会员登录 免费注册
发布采购

SI1002-C-GM 参数 Datasheet PDF下载

SI1002-C-GM图片预览
型号: SI1002-C-GM
PDF下载: 下载PDF文件 查看货源
内容描述: 超低功耗, 64/32 KB , 10位ADC, MCU ,集成了240-960兆赫的EZRadioPRO收发器 [Ultra Low Power, 64/32 kB, 10-Bit ADC MCU with Integrated 240-960 MHz EZRadioPRO Transceiver]
分类和应用:
文件页数/大小: 376 页 / 2369 K
品牌: SILICON [ SILICON ]
 浏览型号SI1002-C-GM的Datasheet PDF文件第18页浏览型号SI1002-C-GM的Datasheet PDF文件第19页浏览型号SI1002-C-GM的Datasheet PDF文件第20页浏览型号SI1002-C-GM的Datasheet PDF文件第21页浏览型号SI1002-C-GM的Datasheet PDF文件第23页浏览型号SI1002-C-GM的Datasheet PDF文件第24页浏览型号SI1002-C-GM的Datasheet PDF文件第25页浏览型号SI1002-C-GM的Datasheet PDF文件第26页  
Si1000/1/2/3/4/5  
1.3. Port Input/Output  
Digital and analog resources are available through 19 (Si1000/1/2/3) or 16 (Si1004/5) I/O pins. Three addi-  
tional GPIO pins are available through the EZRadioPRO peripheral. Port pins are organized as three byte-  
wide ports. Port pins P0.0–P2.6 can be defined as digital or analog I/O. Digital I/O pins can be assigned to  
one of the internal digital resources or used as general purpose I/O (GPIO). Analog I/O pins are used by  
the internal analog resources. P1.0, P1.1, P1.2, and P1.4 are dedicated for communication with the EZRa-  
dioPRO peripheral. P1.3 is not available. P2.7 can be used as GPIO and is shared with the C2 Interface  
Data signal (C2D). See Section “29. C2 Interface” on page 371 for more details.  
The designer has complete control over which digital and analog functions are assigned to individual port  
pins and is limited only by the number of physical I/O pins. This resource assignment flexibility is achieved  
through the use of a Priority Crossbar Decoder. See Section “21.3. Priority Crossbar Decoder” on  
page 211 for more information on the crossbar.  
All Px.x Port I/Os are 5 V tolerant when used as digital inputs or open-drain outputs. For Port I/Os config-  
ured as push-pull outputs, current is sourced from the VDD_MCU supply. Port I/Os used for analog func-  
tions can operate up to the VDD_MCU supply voltage. See Section “21.1. Port I/O Modes of Operation” on  
page 208 for more information on Port I/O operating modes and the electrical specifications chapter for  
detailed electrical specifications.  
XBR0, XBR1,  
XBR2, PnSKIP  
Registers  
Port Match  
P0MASK, P0MAT  
P1MASK, P1MAT  
External Interrupts  
EX0 and EX1  
Priority  
Decoder  
PnMDOUT,  
PnMDIN Registers  
2
UART  
Highest  
Priority  
4
2
SPI0  
SPI1  
P0.0  
P0.7  
SMBus  
P0  
I/O  
Cells  
Digital  
Crossbar  
8
8
CP0  
CP1  
Outputs  
4
P1.5  
P1.6  
P1.7  
SYSCLK  
PCA  
P1  
I/O  
Cells  
7
2
Lowest  
Priority  
T0, T1  
8
P2.0  
8
P0  
P1  
P2  
(P0.0-P0.7)  
P2  
I/O  
Cell  
P2.6  
P2.7  
8
(P1.0-P1.7)  
To Analog Peripherals  
(ADC0, CP0, and CP1 inputs,  
VREF, IREF0, AGND)  
No analog functionality  
available on P2.7  
8
(P2.0-P2.7)  
Note: P1.0, P1.1, P1.2, and P1.4 are internally connected to the  
EZRadioPRO peripheral. P1.3 is not internally or externally connected.  
P2.4, P2.5, and P2.6 are only available on Si1000/1/2/3  
Figure 1.9. Port I/O Functional Block Diagram  
22  
Rev. 1.0