欢迎访问ic37.com |
会员登录 免费注册
发布采购

SI1003 参数 Datasheet PDF下载

SI1003图片预览
型号: SI1003
PDF下载: 下载PDF文件 查看货源
内容描述: 超低功耗, 64/32 KB , 10位ADC, MCU ,集成了240-960兆赫的EZRadioPRO收发器 [Ultra Low Power, 64/32 kB, 10-Bit ADC MCU with Integrated 240-960 MHz EZRadioPRO Transceiver]
分类和应用:
文件页数/大小: 376 页 / 2369 K
品牌: SILICON [ SILICON ]
 浏览型号SI1003的Datasheet PDF文件第167页浏览型号SI1003的Datasheet PDF文件第168页浏览型号SI1003的Datasheet PDF文件第169页浏览型号SI1003的Datasheet PDF文件第170页浏览型号SI1003的Datasheet PDF文件第172页浏览型号SI1003的Datasheet PDF文件第173页浏览型号SI1003的Datasheet PDF文件第174页浏览型号SI1003的Datasheet PDF文件第175页  
Si1000/1/2/3/4/5  
16.9. DC-DC Converter Register Descriptions  
The SFRs used to configure the dc-dc converter are described in the following register descriptions. The  
reset values for these registers can be used as-is in most systems; therefore, no software intervention or  
initialization is required.  
SFR Definition 16.1. DC0CN: DC-DC Converter Control  
Bit  
7
6
5
4
3
2
1
0
Name  
Type  
Reset  
MINPW  
R/W  
SWSEL  
R/W  
Reserved  
R/W  
SYNC  
R/W  
VSEL  
R/W  
0
0
1
0
0
0
0
1
SFR Page = 0x0; SFR Address = 0x97  
Bit  
Name  
Function  
7:6  
MINPW[1:0]  
DC-DC Converter Minimum Pulse Width.  
Specifies the minimum pulse width.  
00: No minimum duty cycle.  
01: Minimum pulse width is 20 ns.  
10: Minimum pulse width is 40 ns.  
11: Minimum pulse width is 80 ns.  
5
SWSEL  
DC-DC Converter Switch Select.  
Selects one of two possible converter switch sizes to maximize efficiency.  
0: The large switches are selected (best efficiency for high output currents).  
1: The small switches are selected (best efficiency for low output currents).  
4
3
Reserved Always Write to 0.  
SYNC  
ADC0 Synchronization Enable.  
When synchronization is enabled, the ADC0SC[4:0] bits in the ADC0CF register  
must be set to 00000b. Behavior as described is valid in REVC and later devices.  
0: The ADC is not synchronized to the dc-dc converter.  
1: The ADC is synchronized to the dc-dc converter. ADC0 tracking is performed  
during the longest quiet time of the dc-dc converter switching cycle and ADC0 SAR  
clock is also synchronized to the dc-dc converter switching cycle.  
2:0  
VSEL[2:0]  
DC-DC Converter Output Voltage Select.  
Specifies the target output voltage.  
000: Target output voltage is 1.8 V.  
001: Target output voltage is 1.9 V.  
010: Target output voltage is 2.0 V.  
011: Target output voltage is 2.1 V.  
100: Target output voltage is 2.4 V.  
101: Target output voltage is 2.7 V.  
110: Target output voltage is 3.0 V.  
111: Target output voltage is 3.3 V.  
Rev. 1.0  
171