欢迎访问ic37.com |
会员登录 免费注册
发布采购

EFR32MG13P732F512IM32-D 参数 Datasheet PDF下载

EFR32MG13P732F512IM32-D图片预览
型号: EFR32MG13P732F512IM32-D
PDF下载: 下载PDF文件 查看货源
内容描述: [EFR32MG13 Mighty Gecko Multi-Protocol Wireless SoC Family Data Sheet]
分类和应用: 无线
文件页数/大小: 194 页 / 2303 K
品牌: SILICON [ SILICON ]
 浏览型号EFR32MG13P732F512IM32-D的Datasheet PDF文件第95页浏览型号EFR32MG13P732F512IM32-D的Datasheet PDF文件第96页浏览型号EFR32MG13P732F512IM32-D的Datasheet PDF文件第97页浏览型号EFR32MG13P732F512IM32-D的Datasheet PDF文件第98页浏览型号EFR32MG13P732F512IM32-D的Datasheet PDF文件第100页浏览型号EFR32MG13P732F512IM32-D的Datasheet PDF文件第101页浏览型号EFR32MG13P732F512IM32-D的Datasheet PDF文件第102页浏览型号EFR32MG13P732F512IM32-D的Datasheet PDF文件第103页  
EFR32MG13 Mighty Gecko Multi-Protocol Wireless SoC Family Data Sheet  
Electrical Specifications  
Parameter  
Symbol  
Test Condition  
Min  
Typ  
Max  
Unit  
External load capactiance,  
OUTSCALE=0  
CLOAD  
75  
pF  
Note:  
1. In differential mode, the output is defined as the difference between two single-ended outputs. Absolute voltage on each output is  
limited to the single-ended range.  
2. Supply current specifications are for VDAC circuitry operating with static output only and do not include current required to drive  
the load.  
3. Current from HFPERCLK is dependent on HFPERCLK frequency. This current contributes to the total supply current used when  
the clock to the DAC peripheral is enabled in the CMU.  
4. PSRR calculated as 20 * log10(ΔVDD / ΔVOUT), VDAC output at 90% of full scale  
5. Entire range is monotonic and has no missing codes.  
6. Gain is calculated by measuring the slope from 10% to 90% of full scale. Offset is calculated by comparing actual VDAC output at  
10% of full scale to ideal VDAC output at 10% of full scale with the measured gain.  
silabs.com | Building a more connected world.  
Rev. 1.4 | 99  
 复制成功!