欢迎访问ic37.com |
会员登录 免费注册
发布采购

EFR32MG13P732F512IM32-D 参数 Datasheet PDF下载

EFR32MG13P732F512IM32-D图片预览
型号: EFR32MG13P732F512IM32-D
PDF下载: 下载PDF文件 查看货源
内容描述: [EFR32MG13 Mighty Gecko Multi-Protocol Wireless SoC Family Data Sheet]
分类和应用: 无线
文件页数/大小: 194 页 / 2303 K
品牌: SILICON [ SILICON ]
 浏览型号EFR32MG13P732F512IM32-D的Datasheet PDF文件第89页浏览型号EFR32MG13P732F512IM32-D的Datasheet PDF文件第90页浏览型号EFR32MG13P732F512IM32-D的Datasheet PDF文件第91页浏览型号EFR32MG13P732F512IM32-D的Datasheet PDF文件第92页浏览型号EFR32MG13P732F512IM32-D的Datasheet PDF文件第94页浏览型号EFR32MG13P732F512IM32-D的Datasheet PDF文件第95页浏览型号EFR32MG13P732F512IM32-D的Datasheet PDF文件第96页浏览型号EFR32MG13P732F512IM32-D的Datasheet PDF文件第97页  
EFR32MG13 Mighty Gecko Multi-Protocol Wireless SoC Family Data Sheet  
Electrical Specifications  
Parameter  
Symbol  
fADCCLK  
Test Condition  
Min  
Typ  
7
Max  
16  
1
Unit  
MHz  
ADC clock frequency  
Throughput rate  
fADCRATE  
tADCCONV  
Msps  
cycles  
cycles  
cycles  
µs  
Conversion time5  
6 bit  
8 bit  
12 bit  
5
9
13  
WARMUPMODE3 = NORMAL  
Startup time of reference  
generator and ADC core  
tADCSTART  
WARMUPMODE3 = KEEPIN-  
STANDBY  
58  
67  
68  
2
µs  
µs  
dB  
dB  
WARMUPMODE3 = KEEPINSLO-  
WACC  
1
Internal reference6, differential  
measurement  
SNDR at 1Msps and fIN  
10kHz  
=
SNDRADC  
External reference7, differential  
measurement  
Spurious-free dynamic range SFDRADC  
(SFDR)  
1 MSamples/s, 10 kHz full-scale  
sine wave  
-1  
-6  
75  
2
dB  
Differential non-linearity  
(DNL)  
DNLADC  
12 bit resolution, No missing co-  
des  
LSB  
LSB  
Integral non-linearity (INL),  
End point method  
INLADC  
12 bit resolution  
6
Offset error  
VADCOFFSETERR  
VADCGAIN  
-3  
0
3
LSB  
%
Gain error in ADC  
Using internal reference  
Using external reference  
-0.2  
-1  
3.5  
%
Temperature sensor slope  
VTS_SLOPE  
-1.84  
mV/°C  
Note:  
1. The absolute voltage allowed at any ADC input is dictated by the power rail supplied to on-chip circuitry, and may be lower than  
the effective full scale voltage. All ADC inputs are limited to the ADC supply (AVDD or DVDD depending on  
EMU_PWRCTRL_ANASW). Any ADC input routed through the APORT will further be limited by the IOVDD supply to the pin.  
2. PSRR is referenced to AVDD when ANASW=0 and to DVDD when ANASW=1 in EMU_PWRCTRL.  
3. In ADCn_CTRL register.  
4. In ADCn_BIASPROG register.  
5. Derived from ADCCLK.  
6. Internal reference option used corresponds to selection 2V5 in the SINGLECTRL_REF or SCANCTRL_REF register field. The  
differential input range with this configuration is ± 1.25 V. Typical value is characterized using full-scale sine wave input. Minimum  
value is production-tested using sine wave input at 1.5 dB lower than full scale.  
7. External reference is 1.25 V applied externally to ADCnEXTREFP, with the selection CONF in the SINGLECTRL_REF or  
SCANCTRL_REF register field and VREFP in the SINGLECTRLX_VREFSEL or SCANCTRLX_VREFSEL field. The differential  
input range with this configuration is ± 1.25 V.  
silabs.com | Building a more connected world.  
Rev. 1.4 | 93  
 复制成功!