EFM32G Data Sheet
Pin Definitions
TQFP48 Pin# and
Name
Pin Alternate Functionality / Description
Pin #
Pin Name
PC0
Analog
Timers
Communication
US1_TX #0
Other
6
7
8
9
ACMP0_CH0
ACMP0_CH1
ACMP0_CH2
ACMP0_CH3
PCNT0_S0IN #2
PCNT0_S1IN #2
PC1
US1_RX #0
PC2
PC3
LETIM0_OUT0 #3
PCNT1_S0IN #0
10
PC4
ACMP0_CH4
11
12
13
14
15
PB7
PB8
PA8
PA9
PA10
LFXTAL_P
LFXTAL_N
US1_CLK #0
US1_CS #0
TIM2_CC0 #0
TIM2_CC1 #0
TIM2_CC2 #0
Reset input, active low.To apply an external reset source to this pin, it is required to only drive this pin low
during reset, and let the internal pull-up ensure that reset is released.
16
RESETn
17
18
19
20
21
22
23
24
25
26
27
28
PB11
VSS
DAC0_OUT0
Ground.
LETIM0_OUT0 #1
AVDD_1
PB13
Analog power supply 1.
HFXTAL_P
LEU0_TX #1
LEU0_RX #1
PB14
HFXTAL_N
IOVDD_3
AVDD_0
PD4
Digital IO power supply 3.
Analog power supply 0.
ADC0_CH4
LEU0_TX #0
LEU0_RX #0
I2C0_SDA #1
I2C0_SCL #1
PD5
ADC0_CH5
PD6
ADC0_CH6
ADC0_CH7
LETIM0_OUT0 #0
LETIM0_OUT1 #0
PD7
VDD_DREG Power supply for on-chip voltage regulator.
Decouple output for on-chip voltage regulator. An external capacitance of size CDECOUPLE is required at this
pin.
29
DECOUPLE
30
31
32
33
PC8
PC9
ACMP1_CH0
ACMP1_CH1
ACMP1_CH2
ACMP1_CH3
TIM2_CC0 #2
TIM2_CC1 #2
TIM2_CC2 #2
US0_CS #2
US0_CLK #2
US0_RX #2
US0_TX #2
PC10
PC11
TIM0_CDTI0 #1/3 TIM1_CC0
#0 PCNT0_S0IN #0
34
35
PC13
PC14
ACMP1_CH5
ACMP1_CH6
ACMP1_CH7
TIM0_CDTI1 #1/3 TIM1_CC1
#0 PCNT0_S1IN #0
TIM0_CDTI2 #1/3 TIM1_CC2
#0
36
37
PC15
PF0
DBG_SWO #1
LETIM0_OUT0 #2
DBG_SWCLK #0/1
silabs.com | Building a more connected world.
Rev. 2.10 | 86
SILICON [ SILICON ]
