EFM32G Data Sheet
System Overview
3.2.7 EFM32G290
The features of the EFM32G290 is a subset of the feature set described in the EFM32G Reference Manual. The following table de-
scribes device specific implementation of the features.
Table 3.7. EFM32G290 Configuration Summary
Module
Cortex-M3
DBG
Configuration
Pin Connections
Full configuration
Full configuration
Full configuration
Full configuration
Full configuration
Full configuration
Full configuration
Full configuration
Full configuration
Full configuration
NA
DBG_SWCLK, DBG_SWDIO, DBG_SWO
MSC
NA
DMA
NA
RMU
NA
EMU
NA
CMU
CMU_OUT0, CMU_OUT1
WDOG
PRS
NA
NA
EBI
EBI_ARDY, EBI_ALE, EBI_WEn, EBI_REn,
EBI_CS[3:0], EBI_AD[15:0]
I2C0
Full configuration
I2C0_SDA, I2C0_SCL
US0_TX, US0_RX. US0_CLK, US0_CS
US1_TX, US1_RX, US1_CLK, US1_CS
US2_TX, US2_RX, US2_CLK, US2_CS
U0_TX, U0_RX
USART0
USART1
USART2
UART0
LEUART0
LEUART1
TIMER0
TIMER1
TIMER2
RTC
Full configuration with IrDA
Full configuration
Full configuration
Full configuration
Full configuration
LEU0_TX, LEU0_RX
LEU1_TX, LEU1_RX
TIM0_CC[2:0], TIM0_CDTI[2:0]
TIM1_CC[2:0]
Full configuration
Full configuration with DTI
Full configuration
Full configuration
TIM2_CC[2:0]
Full configuration
NA
LETIMER0
PCNT0
PCNT1
PCNT2
ACMP0
ACMP1
VCMP
Full configuration
LET0_O[1:0]
Full configuration, 8-bit count register
Full configuration, 8-bit count register
Full configuration, 8-bit count register
Full configuration
PCNT0_S[1:0]
PCNT1_S[1:0]
PCNT2_S[1:0]
ACMP0_CH[7:0], ACMP0_O
ACMP1_CH[7:0], ACMP1_O
NA
Full configuration
Full configuration
ADC0
Full configuration
ADC0_CH[7:0]
DAC0
Full configuration
DAC0_OUT[1:0]
AES
Full configuration
NA
GPIO
90 pins
Available pins are shown in Table 4.3 (p. 57)
silabs.com | Building a more connected world.
Rev. 2.10 | 20
SILICON [ SILICON ]
