欢迎访问ic37.com |
会员登录 免费注册
发布采购

C8051F336 参数 Datasheet PDF下载

C8051F336图片预览
型号: C8051F336
PDF下载: 下载PDF文件 查看货源
内容描述: 混合信号ISP功能的Flash MCU系列 [Mixed Signal ISP Flash MCU Family]
分类和应用: 微控制器和处理器外围集成电路
文件页数/大小: 234 页 / 3348 K
品牌: SILICON [ SILICON ]
 浏览型号C8051F336的Datasheet PDF文件第91页浏览型号C8051F336的Datasheet PDF文件第92页浏览型号C8051F336的Datasheet PDF文件第93页浏览型号C8051F336的Datasheet PDF文件第94页浏览型号C8051F336的Datasheet PDF文件第96页浏览型号C8051F336的Datasheet PDF文件第97页浏览型号C8051F336的Datasheet PDF文件第98页浏览型号C8051F336的Datasheet PDF文件第99页  
C8051F336/7/8/9  
SFR Definition 15.4. EIP1: Extended Interrupt Priority 1  
Bit  
7
6
Reserved  
R/W  
5
PCP0  
R/W  
0
4
PPCA0  
R/W  
0
3
PADC0  
R/W  
0
2
PWADC0  
R/W  
1
PMAT  
R/W  
0
0
PSMB0  
R/W  
0
Name  
Type  
Reset  
PT3  
R/W  
0
0
0
SFR Address = 0xF6  
Bit  
Name  
Function  
7
PT3  
Timer 3 Interrupt Priority Control.  
This bit sets the priority of the Timer 3 interrupt.  
0: Timer 3 interrupts set to low priority level.  
1: Timer 3 interrupts set to high priority level.  
6
5
Reserved Reserved. Must Write 0.  
PCP0 Comparator0 (CP0) Interrupt Priority Control.  
This bit sets the priority of the CP0 interrupt.  
0: CP0 interrupt set to low priority level.  
1: CP0 interrupt set to high priority level.  
4
3
2
1
0
PPCA0 Programmable Counter Array (PCA0) Interrupt Priority Control.  
This bit sets the priority of the PCA0 interrupt.  
0: PCA0 interrupt set to low priority level.  
1: PCA0 interrupt set to high priority level.  
PADC0 ADC0 Conversion Complete Interrupt Priority Control.  
This bit sets the priority of the ADC0 Conversion Complete interrupt.  
0: ADC0 Conversion Complete interrupt set to low priority level.  
1: ADC0 Conversion Complete interrupt set to high priority level.  
PWADC0 ADC0 Window Comparator Interrupt Priority Control.  
This bit sets the priority of the ADC0 Window interrupt.  
0: ADC0 Window interrupt set to low priority level.  
1: ADC0 Window interrupt set to high priority level.  
PMAT  
Port Match Interrupt Priority Control.  
This bit sets the priority of the Port Match Event interrupt.  
0: Port Match interrupt set to low priority level.  
1: Port Match interrupt set to high priority level.  
PSMB0 SMBus (SMB0) Interrupt Priority Control.  
This bit sets the priority of the SMB0 interrupt.  
0: SMB0 interrupt set to low priority level.  
1: SMB0 interrupt set to high priority level.  
Rev. 0.2  
95