欢迎访问ic37.com |
会员登录 免费注册
发布采购

C8051F363 参数 Datasheet PDF下载

C8051F363图片预览
型号: C8051F363
PDF下载: 下载PDF文件 查看货源
内容描述: 混合信号ISP功能的Flash MCU系列 [Mixed Signal ISP Flash MCU Family]
分类和应用:
文件页数/大小: 288 页 / 2659 K
品牌: SILICON [ SILICON ]
 浏览型号C8051F363的Datasheet PDF文件第139页浏览型号C8051F363的Datasheet PDF文件第140页浏览型号C8051F363的Datasheet PDF文件第141页浏览型号C8051F363的Datasheet PDF文件第142页浏览型号C8051F363的Datasheet PDF文件第144页浏览型号C8051F363的Datasheet PDF文件第145页浏览型号C8051F363的Datasheet PDF文件第146页浏览型号C8051F363的Datasheet PDF文件第147页  
C8051F360/1/2/3/4/5/6/7/8/9  
13.4. Flash Read Timing  
On reset, the C8051F36x Flash read timing is configured for operation with system clocks up to 25 MHz. If  
the system clock will not be increased above 25 MHz, then the Flash timing registers may be left at their  
reset value.  
For every Flash read or fetch, the system provides an internal Flash read strobe to the Flash memory. The  
Flash read strobe lasts for one or two system clock cycles, based on the FLRT bits (FLSCL.4 and  
FLSCL.5). If the system clock is greater than 25 MHz, the FLRT bit must be changed to the appropri-  
ate setting. Otherwise, data read or fetched from Flash may not represent the actual contents of Flash.  
When the Flash read strobe is asserted, Flash memory is active. When it is de-asserted, Flash memory is  
in a low power state.  
The recommended procedure for updating FLRT is:  
Step 1. Select SYSCLK to 25 MHz or less.  
Step 2. Disable the prefetch engine (CHPFEN = ‘0’ in CCH0CN register).  
Step 3. Set the FLRT bits to the appropriate setting for the SYSCLK.  
Step 4. Enable the prefetch engine (CHPFEN = ‘1’ in CCH0CN register).  
SFR Definition 13.3. FLSCL: Flash Memory Control  
SFR Page:  
0
SFR Address: 0xB6  
R/W  
R/W  
R/W  
Bit5  
R/W  
Bit4  
R/W  
R/W  
R/W  
R/W  
Reset Value  
Bit7  
FLRT  
Reserved Reserved Reserved Reserved 00000000  
Bit6  
Bit3  
Bit2  
Bit1  
Bit0  
Bits 7–6: UNUSED. Read = 00b. Write = don’t care.  
Bits 5–4: FLRT: Flash Read Time.  
These bits should be programmed to the smallest allowed value, according to the system  
clock speed.  
00: SYSCLK < 25 MHz.  
01: SYSCLK < 50 MHz.  
10: SYSCLK < 75 MHz.  
11: SYSCLK < 100 MHz.  
Bits 3–0: RESERVED. Read = 0000b. Must Write 0000b.  
Important Note: When changing the FLRT bits to a lower setting (e.g. when changing from a  
value of 11b to 00b), cache reads, cache writes, and the prefetch engine should be  
disabled using the CCH0CN register (see SFR Definition 14.1).  
Rev. 1.0  
143