欢迎访问ic37.com |
会员登录 免费注册
发布采购

SX1231 参数 Datasheet PDF下载

SX1231图片预览
型号: SX1231
PDF下载: 下载PDF文件 查看货源
内容描述: 低功耗集成的UHF收发器 [Low Power Integrated UHF Transceiver]
分类和应用:
文件页数/大小: 78 页 / 889 K
品牌: SEMTECH [ SEMTECH CORPORATION ]
 浏览型号SX1231的Datasheet PDF文件第4页浏览型号SX1231的Datasheet PDF文件第5页浏览型号SX1231的Datasheet PDF文件第6页浏览型号SX1231的Datasheet PDF文件第7页浏览型号SX1231的Datasheet PDF文件第9页浏览型号SX1231的Datasheet PDF文件第10页浏览型号SX1231的Datasheet PDF文件第11页浏览型号SX1231的Datasheet PDF文件第12页  
SX1231  
ADVANCED COMMUNICATIONS & SENSING  
DATASHEET  
This product datasheet contains a detailed description of the SX1231 performance and functionality. Please consult the  
Semtech website for the latest updates or errata.  
1. General Description  
The SX1231 is a single-chip integrated circuit ideally suited for today's high performance ISM band RF applications. The  
SX1231's advanced features set, including state of the art packet engine greatly simplifies system design whilst the high  
level of integration reduces the external BOM to a handful of passive decoupling and matching components. It is intended  
for use as high-performance, low-cost FSK and OOK RF transceiver for robust frequency agile, half-duplex bi-directional  
RF links, and where stable and constant RF performance is required over the full operating range of the device down to  
1.8V.  
The SX1231 is intended for applications over a wide frequency range, including the 433 MHz and 868 MHz European and  
the 902-928 MHz North American ISM bands. Coupled with a link budget in excess of 135 dB, the advanced system  
features of the SX1231 include a 66 byte TX/RX FIFO, configurable automatic packet handler, listen mode, temperature  
sensor and configurable DIOs which greatly enhance system flexibility whilst at the same time significantly reducing MCU  
requirements.  
The SX1231 complies with both ETSI and FCC regulatory requirements and is available in a 5x 5 mm QFN 24 lead  
package  
1.1. Simplified Block Diagram  
VBAT1&2  
VR_ANA  
VR_DIG  
RC  
Oscillator  
Power Distribution System  
Σ/Δ  
Modulators  
LNA  
Mixers  
Single to  
Differential  
RFIO  
RESET  
SPI  
RXTX  
RSSI  
AFC  
GND  
Division by  
2, 4 or 6  
DIO0  
DIO1  
DIO2  
DIO3  
DIO4  
DIO5  
Tank  
Inductor  
PA0  
Loop  
Filter  
Frac-N PLL  
Synthesizer  
Ramp &  
Control  
VR_PA  
XO  
32 MHz  
PA_BOOST  
PA1&2  
XTAL  
GND  
Frequency Synthesis  
Receiver Blocks  
Transmitter Blocks  
Control Blocks  
Primarily Analog  
Primarily Digital  
Figure 1. Block Diagram  
Rev 2 - Nov 2009  
Page 8  
www.semtech.com  
 复制成功!