SX1232
WIRELESS & SENSING
DATASHEET
Name
(Address)
Default
value
Bits
Mode
Variable Name
Description
RegPll
(0x5c)
7-6
PllBandwidth
rw
0x03 Controls the PLL bandwidth:
00 Æ 75 kHz
10 Æ 225 kHz
11 Æ 300 kHz
01 Æ 150 kHz
5-0
7-6
reserved
rw
rw
0x10 reserved. Retain default value
RegPllLowPn
(0x5e)
PllBandwidth
0x03 Controls the Low Phase Noise PLL bandwidth:
00 Æ 75 kHz
01 Æ 150 kHz
10 Æ 225 kHz
11 Æ 300 kHz
5-0
reserved
rw
rw
0x10 reserved. Retain default value
RegFormerTemp 7-0
(0x6c)
FormerTemp
-
Temperature saved during the latest IQ (RSSI and Image)
calibrated. Same format as TempValue in RegTemp.
RegBitrateFrac
(0x70)
7-4
3-0
unused
r
0x00 unused
BitRateFrac
rw
0x00 Fractional part of the bit rate divider (Only valid for FSK)
If BitRateFrac> 0 then:
FXOSC
------------------------------------------------------------------------
BitRate =
BitrateFrac
-------------------------------
BitRate(15,0) +
16
Rev 3 - August 2012
Page 80
www.semtech.com