欢迎访问ic37.com |
会员登录 免费注册
发布采购

SC4607IMSTRT 参数 Datasheet PDF下载

SC4607IMSTRT图片预览
型号: SC4607IMSTRT
PDF下载: 下载PDF文件 查看货源
内容描述: 极低的输入,兆赫操作,高效率同步降压 [Very Low Input, MHz Operation, High Efficiency Synchronous Buck]
分类和应用: 稳压器开关式稳压器或控制器电源电路开关式控制器光电二极管信息通信管理
文件页数/大小: 17 页 / 319 K
品牌: SEMTECH [ SEMTECH CORPORATION ]
 浏览型号SC4607IMSTRT的Datasheet PDF文件第1页浏览型号SC4607IMSTRT的Datasheet PDF文件第2页浏览型号SC4607IMSTRT的Datasheet PDF文件第3页浏览型号SC4607IMSTRT的Datasheet PDF文件第4页浏览型号SC4607IMSTRT的Datasheet PDF文件第6页浏览型号SC4607IMSTRT的Datasheet PDF文件第7页浏览型号SC4607IMSTRT的Datasheet PDF文件第8页浏览型号SC4607IMSTRT的Datasheet PDF文件第9页  
SC4607  
POWER MANAGEMENT  
Pin Descriptions (Cont.)  
Pin #  
Pin Name  
Pin Function  
8
DRVL  
Gate drive pin. DRVL drives the gate of the low side (synchronous rectifier) MOSFET. The  
output driver is rated for 1A peak current. The PWM circuitry provides complementary drive  
signals to the output stages. The cross conduction of the external MOSFETs is prevented  
by monitoring the voltage on the DRVH and DRVL driver pins of the MOSFET pair in  
conjunction with a time delay optimized for FET turn-off characteristics  
9
PHASE  
DRVH  
The PHASE pin is used to limit current in the high side MOSFET. The SC4607 uses the  
voltage across the Vin and ISET pins in order to set the current limit. The current limit  
threshold is set by the value of an external resistor (R3 in the Typical Application Circuit  
Diagram). Current limiting is performed by comparing the voltage drop across the sense  
resistor with the voltage drop across the drain to source resistance of the high side  
MOSFET during the MOSFET’s conduction period. The voltage drop across the drain to  
source resistance of the high side MOSFET is obtained from the Vin and PHASE pins.  
10  
Gate drive pin. DRVH drives the gate of the high side (main switch) MOSFET. The output  
driver is rated for 1A peak current. The PWM circuitry provides complementary drive  
signals to the output stages. The cross conduction of the external MOSFETs is prevented  
by monitoring the voltage on the DRVH and DRVL driver pins of the MOSFET pair in  
conjunction with a time delay optimized for FET turn-off characteristics  
2005 Semtech Corp.  
5
www.semtech.com