PF592-05
E0C6233
4-bit Single Chip Microcomputer
ge
oltan
V
ow ratio s
L e
t
Op oduc
Pr
q
Core CPU Architecture
q
SVD Circuit/Comparator
q
Event Counter
s
DESCRIPTION
The E0C6233 is an advanced single-chip CMOS 4-bit microcomputer consisting of the E0C6200 4-bit core
CPU. It also contains the ROM, RAM, LCD driver, event counter, SVD circuit, stopwatch counter and time base
counter. With wide voltage range and low power consumption, the E0C6233 provides an excellent solution for
the low-power consumption systems with manganese dry cell.
s
FEATURES
q
CMOS LSI 4-bit parallel processing
q
Clock ..................................................... 32.768kHz (Typ.)/500kHz (Typ.) (selectable by software)
q
Instruction set ........................................ 108 instructions
q
Instruction cycle time ............................ 153µsec, 214µsec or 366µsec at 32kHz
(depending on instruction)
10µsec, 14µsec or 24µsec at 500kHz
(depending on instruction)
q
ROM capacity ....................................... 3,072
×
12 bits
q
RAM capacity ........................................ 256
×
4 bits
q
Input port ............................................... 5 bits (pull-down resistors are available by mask option)
q
Output port ............................................ 4 bits (general purpose)
2 bits (buzzer output): BZ, BZ
1 bit (lamp output)
1 bit (clock output)
q
I/O port .................................................. 8 bits
q
LCD driver ............................................. 40 segments
×
3 commons/40 segments
×
4 commons
(1/3 or 1/4 duty is selectable by mask option)
q
Built-in time base counter
q
Built-in serial interface .......................... Clock synchronous
q
Built-in stopwatch counter
q
Built-in watchdog timer
q
Event counter ........................................ 8 lines
q
Built-in AMP .......................................... Operational AMP for MOS input analog comparator
q
Built-in SVD ........................................... 1.2
±
0.1V/2.4
±
0.1V (supply voltage detector)
q
Interrupts ............................................... External : Input interrupt
2 lines
Internal : Timer interrupt
2 lines
Serial interface interrupt 1 line
q
Current consumption ............................ E0C62L33
HALT mode (32kHz)
: 1.0µA (Typ.)
E0C6233
HALT mode (32kHz)
: 1.5µA (Typ.)
E0C62A33
HALT mode (32kHz)
: 2.0µA (Typ.)
OPERATING mode (500kHz) : 135µA (Typ.)
q
Package ................................................ QFP5-100pin (plastic)
Die form
s
LINE UP
Model
E0C62L33
E0C6233
E0C62A33
Supply voltage
1.5V (0.9V to 1.7V)
3.0V (1.8V to 3.5V)
3.0V (2.2V to 3.5V)
Clock
32kHz (Crystal oscillation)
32kHz (Crystal oscillation)
32kHz (Crystal oscillation) & 500kHz (Ceramic or CR oscillation)
SEIKO EPSON CORPORATION
1
SEIKO [ SEIKO EPSON CORPORATION ]
