欢迎访问ic37.com |
会员登录 免费注册
发布采购

E0C62A33F 参数 Datasheet PDF下载

E0C62A33F图片预览
型号: E0C62A33F
PDF下载: 下载PDF文件 查看货源
内容描述: [4-BIT, MROM, 0.5MHz, MICROCONTROLLER, PQFP100, PLASTIC, QFP5-100]
分类和应用: 时钟外围集成电路
文件页数/大小: 10 页 / 106 K
品牌: SEIKO [ SEIKO EPSON CORPORATION ]
 浏览型号E0C62A33F的Datasheet PDF文件第2页浏览型号E0C62A33F的Datasheet PDF文件第3页浏览型号E0C62A33F的Datasheet PDF文件第4页浏览型号E0C62A33F的Datasheet PDF文件第5页浏览型号E0C62A33F的Datasheet PDF文件第6页浏览型号E0C62A33F的Datasheet PDF文件第8页浏览型号E0C62A33F的Datasheet PDF文件第9页浏览型号E0C62A33F的Datasheet PDF文件第10页  
E0C6233
E0C62L33 (Heavy Load Protection Mode)
(Unless otherwise specified: V
DD
=0V, V
SS
=-1.5V, f
OSC1
=32.768kHz, Ta=25°C, C
G
=25pF, V
S1
/V
L1
–V
L3
are internal voltage, C1–C6=0.1µF)
Max.
Condition
Characteristic
Symbol
Min.
Typ.
Unit
-0.95
Connect 1MΩ load resistor between V
DD
and V
L1
Internal voltage
V
L1
-1.15
-1.05
V
(without panel load)
2•V
L1
Connect 1MΩ load resistor between V
DD
and V
L2
V
L2
2•V
L1
V
(without panel load)
-0.1
×0.85
Connect 1MΩ load resistor between V
DD
and V
L3
3•V
L1
3•V
L1
V
L3
V
(without panel load)
-0.1
×0.85
-1.30
-1.10
V
SVD
SVD voltage
-1.20
V
100
t
SVD
SVD circuit response time
µS
Noninverted input (AMPP)
V
SS
+0.3
V
DD
-0.9
Analog comparator
V
IP
V
Inverted input (AMPM)
input voltage
V
IM
Analog comparator
20
V
OF
mV
offset voltage
Analog comparator
3
t
AMP
V
IP
=-1.1V, V
IM
=V
IP
±30mV
mS
response time
Current consumption
2.0
7.0
During HALT
*
1
I
OP
µA
Without panel load
8.0
18.0
During operation
*
1
µA
∗1:
The SVD circuit is in the ON status (HVLD="1", SVDON="0"). The analog comparator is in the OFF status.
E0C62A33 (Normal Mode)
(Unless otherwise specified: V
DD
=0V, V
SS
=-3.0V, f
OSC1
=32.768kHz, Ta=25°C, C
G
=25pF, V
S1
/V
L1
–V
L3
are internal voltage, C1–C6=0.1µF)
Max.
Condition
Characteristic
Symbol
Min.
Typ.
Unit
-0.95
Connect 1MΩ load resistor between V
DD
and V
L1
Internal voltage
V
L1
-1.15
-1.05
V
(without panel load)
2•V
L1
Connect 1MΩ load resistor between V
DD
and V
L2
V
L2
2•V
L1
V
(without panel load)
-0.1
×0.9
Connect 1MΩ load resistor between V
DD
and V
L3
3•V
L1
3•V
L1
V
L3
V
(without panel load)
-0.1
×0.9
-2.55
-2.25
V
SVD
SVD voltage
-2.40
V
100
t
SVD
SVD circuit response time
µS
Noninverted input (AMPP)
V
SS
+0.3
V
DD
-0.9
Analog comparator
V
IP
V
Inverted input (AMPM)
input voltage
V
IM
Analog comparator
10
V
OF
mV
offset voltage
Analog comparator
3
t
AMP
V
IP
=-1.5V, V
IM
=V
IP
±15mV
mS
response time
Current consumption
2.0
5.0
During HALT
I
OP
Without panel load
µA
1
8.0
15.0
During operation at 32kHz
*
OSCC="0"
µA
135
300
During operation at 500kHz
*
1
Without panel load
µA
∗1:
The SVD circuit and analog comparator are in the OFF status.
E0C62A33 (Heavy Load Protection Mode)
(Unless otherwise specified: V
DD
=0V, V
SS
=-3.0V, f
OSC1
=32.768kHz, Ta=25°C, C
G
=25pF, V
S1
/V
L1
–V
L3
are internal voltage, C1–C6=0.1µF)
Max.
Condition
Characteristic
Symbol
Min.
Typ.
Unit
-0.95
Connect 1MΩ load resistor between V
DD
and V
L1
Internal voltage
V
L1
-1.15
-1.05
V
(without panel load)
2•V
L1
Connect 1MΩ load resistor between V
DD
and V
L2
V
L2
2•V
L1
V
(without panel load)
-0.1
×0.9
Connect 1MΩ load resistor between V
DD
and V
L3
3•V
L1
3•V
L1
V
L3
V
(without panel load)
-0.1
×0.9
-2.55
-2.25
V
SVD
SVD voltage
-2.40
V
100
t
SVD
SVD circuit response time
µS
Noninverted input (AMPP)
V
SS
+0.3
V
DD
-0.9
Analog comparator
V
IP
V
Inverted input (AMPM)
input voltage
V
IM
Analog comparator
10
V
OF
mV
offset voltage
Analog comparator
3
t
AMP
V
IP
=-1.5V, V
IM
=V
IP
±15mV
mS
response time
Current consumption
11.5
35.0
During HALT
I
OP
Without panel load
µA
16.0
45.0
During operation at 32kHz
*
1
OSCC="0"
µA
130
330
During operation at 500kHz
*
1
Without panel load
µA
∗1:
The SVD circuit is in the ON status (HVLD="1", SVDON="0"). The analog comparator is in the OFF status.
7