欢迎访问ic37.com |
会员登录 免费注册
发布采购

E0C6274D 参数 Datasheet PDF下载

E0C6274D图片预览
型号: E0C6274D
PDF下载: 下载PDF文件 查看货源
内容描述: [4-BIT, MROM, 1.3MHz, MICROCONTROLLER, UUC, DIE]
分类和应用: 时钟外围集成电路
文件页数/大小: 12 页 / 118 K
品牌: SEIKO [ SEIKO EPSON CORPORATION ]
 浏览型号E0C6274D的Datasheet PDF文件第1页浏览型号E0C6274D的Datasheet PDF文件第3页浏览型号E0C6274D的Datasheet PDF文件第4页浏览型号E0C6274D的Datasheet PDF文件第5页浏览型号E0C6274D的Datasheet PDF文件第6页浏览型号E0C6274D的Datasheet PDF文件第7页浏览型号E0C6274D的Datasheet PDF文件第8页浏览型号E0C6274D的Datasheet PDF文件第9页  
E0C6274
q
Supply voltage detective (SVD)
circuit built-in ......................................... 2.3V/2.4V/2.5V/2.6V
Programmable (accuracy ± 100mV)
q
Interrupts ............................................... External : Input interrupt
2 lines
Internal : Timer interrupt
3 lines
Serial I/O interrupt 1 line
A/D interrupt
1 line
q
Supply voltage ...................................... Operating
: 2.4V to 5.5V (Single external power supply)
No operating : 1.8V to 5.5V (Single external power supply)
q
Current consumption ........................... SLEEP mode
: 0.7µA (3V, stop oscillation)
HALT mode
: 2.0µA (3V, 32kHz)
OPERATING mode : 6.0µA (3V, 32kHz)
: 200µA (3V, 1MHz)
(A/D operation)
: 306µA (3V, 32kHz)
: 506µA (3V, 32kHz, operated OP-AMP)
q
Package ................................................ QFP5-100pin (plastic), QFP15-100pin (plastic)
Die form
s
BLOCK DIAGRAM
ROM
4,096 x 12
SYSTEM
RESET
CONTROL
INTERRUPT
CONTROL
CORE CPU E0C6200A
OSC1
OSC2
OSC3
OSC4
OSC
and
SLEEP
RAM
512 x 4
RESET
TEST
COM0–
COM3
SEG0–
SEG31
V
DD
V
CA
V
C1
V
C2
V
C3
CA
CB
CC
V
D1
V
SS
AIP0, 1
AIM0, 1
AOUT0, 1
V
DDA
V
RA
V
R1
V
R2
CH
CL
GND
V
SSA
AI0
AI1
AI2
AI3
AI4
AIF
BF
RI
CI
CAZ
CO
LCD
DRIVER
32 x 4
TIMER
LOGIC
POWER
CONTROL
and SVD
STOP
WATCH
PROG.
TIMER or
EVENT
COUNTER
INPUT
PORT
OUTPUT
PORT
FOUT &
BUZZER
I/O
PORT
SERIAL
I/O PORT
P00–P03
P10–P13
P20–P23
K00–K03
K10
OP-AMP
ANALOG
POWER
CONTROL
R00–R03
A/D
CONVERTER
2