欢迎访问ic37.com |
会员登录 免费注册
发布采购

E0C6247F 参数 Datasheet PDF下载

E0C6247F图片预览
型号: E0C6247F
PDF下载: 下载PDF文件 查看货源
内容描述: [4-BIT, MROM, 1MHz, MICROCONTROLLER, PQFP16, PLASTIC, QFP-160]
分类和应用: 时钟外围集成电路
文件页数/大小: 12 页 / 123 K
品牌: SEIKO [ SEIKO EPSON CORPORATION ]
 浏览型号E0C6247F的Datasheet PDF文件第2页浏览型号E0C6247F的Datasheet PDF文件第3页浏览型号E0C6247F的Datasheet PDF文件第4页浏览型号E0C6247F的Datasheet PDF文件第5页浏览型号E0C6247F的Datasheet PDF文件第7页浏览型号E0C6247F的Datasheet PDF文件第8页浏览型号E0C6247F的Datasheet PDF文件第9页浏览型号E0C6247F的Datasheet PDF文件第10页  
E0C6247
(Unless otherwise specified, the values listed below are standard values under the following conditions:
V
DD
=3.0V, V
SS
=0V, f
OSC1
=32.768kHz, C
G
=25pF, Ta=25°C, V
D1
/V
C1
/V
C2
/V
C4
/V
C5
are internal voltage, C1–C8=0.2µF, C9–C10=0.4µF)
Characteristic
SVD voltage
Symbol
Condition
SVDS0–3="0"
SVDS0–3="1"
SVDS0–3="2"
SVDS0–3="3"
SVDS0–3="4"
SVDS0–3="5"
SVDS0–3="6"
SVDS0–3="7"
SVDS0–3="8"
SVDS0–3="9"
SVDS0–3="10"
SVDS0–3="11"
SVDS0–3="12"
SVDS0–3="13"
SVDS0–3="14"
SVDS0–3="15"
Min.
0.95
1.05
1.10
1.15
1.20
1.25
1.35
1.55
1.90
1.95
2.00
2.05
2.15
2.25
2.45
2.55
Typ.
1.05
1.10
1.15
1.20
1.25
1.30
1.40
1.60
1.95
2.00
2.05
2.10
2.20
2.30
2.50
2.60
Max.
1.15
1.15
1.20
1.25
1.30
1.35
1.45
1.65
2.00
2.05
2.10
2.15
2.25
2.35
2.55
2.65
100
Unit
V
V
SVD
SVD circuit response time
Power current consumption
t
SVD
I
OP
During HALT
Normal mode
LCD power OFF
During HALT
Normal mode
*
1
LCD power ON
During HALT
Boost mode
*
1
V
DD
=1.2V,
LCD power ON
During HALT
Reduce mode
*
1
V
DD
=3.0V,
LCD power ON
During execution
Normal mode
*
1
LCD power ON
32.768kHz
50.0kHz
76.8kHz
32.768kHz
50.0kHz
76.8kHz
32.768kHz
50.0kHz
76.8kHz
32.768kHz
50.0kHz
76.8kHz
32.768kHz
50.0kHz
76.8kHz
200kHz(CR oscillation)
870kHz(CR oscillation)
1MHz(Ceramic oscillation)
During execution
Boost mode
*
1
V
DD
=1.2V,
LCD power ON
During execution
Reduce mode
*
1
V
DD
= 3.0V,
LCD power ON
32.768kHz
50.0kHz
76.8kHz
200kHz(CR oscillation)
32.768kHz
50.0kHz
76.8kHz
2.0
2.3
3.0
6.5
8.0
11.0
13.5
16.0
22.0
5.0
6.5
9.0
10.0
13.0
19.0
40
330
300
20.0
26.0
37.0
80
7.0
10.0
14.0
µsec
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
4.0
5.0
5.6
10.0
14.0
18.0
25.0
30.0
38.0
8.0
11.0
14.0
18.0
24.0
32.0
100
600
500
36.0
48.0
64.0
200
14.0
18.0
25.0
∗1
Without panel load. The SVD circuit is turned OFF.
6