欢迎访问ic37.com |
会员登录 免费注册
发布采购

S3C4510B 参数 Datasheet PDF下载

S3C4510B图片预览
型号: S3C4510B
PDF下载: 下载PDF文件 查看货源
内容描述: 三星S3C4510B的16位/ 32位RISC微控制器是一款高性价比,高性能的基于以太网的系统微控制器解决方案。 [Samsungs S3C4510B 16/32-bit RISC microcontroller is a cost-effective, high-performance microcontroller solution for Ethernet-based systems.]
分类和应用: 微控制器以太网
文件页数/大小: 422 页 / 2160 K
品牌: SAMSUNG [ SAMSUNG ]
 浏览型号S3C4510B的Datasheet PDF文件第57页浏览型号S3C4510B的Datasheet PDF文件第58页浏览型号S3C4510B的Datasheet PDF文件第59页浏览型号S3C4510B的Datasheet PDF文件第60页浏览型号S3C4510B的Datasheet PDF文件第62页浏览型号S3C4510B的Datasheet PDF文件第63页浏览型号S3C4510B的Datasheet PDF文件第64页浏览型号S3C4510B的Datasheet PDF文件第65页  
S3C4510B  
INSTRUCTION SET  
PSR TRANSFER (MRS, MSR)  
The instruction is only executed if the condition is true. The various conditions are defined in Table 3-2.  
The MRS and MSR instructions are formed from a subset of the data processing operations and are implemented  
using the TEQ, TST, CMN and CMP instructions without the S flag set. The encoding is shown in Figure 3-11.  
These instructions allow access to the CPSR and SPSR registers. The MRS instruction allows the contents of the  
CPSR or SPSR_<mode> to be moved to a general register. The MSR instruction allows the contents of a general  
register to be moved to the CPSR or SPSR_<mode> register.  
The MSR instruction also allows an immediate value or register contents to be transferred to the condition code  
flags (N,Z,C and V) of CPSR or SPSR_<mode> without affecting the control bits. In this case, the top four bits of  
the specified register contents or 32 bit immediate value are written to the top four bits of the relevant PSR.  
OPERAND RESTRICTIONS  
— In user mode, the control bits of the CPSR are protected from change, so only the condition code flags of the  
CPSR can be changed. In other (privileged) modes the entire CPSR can be changed.  
— Note that the software must never change the state of the T bit in the CPSR. If this happens, the processor  
will enter an unpredictable state.  
— The SPSR register which is accessed depends on the mode at the time of execution. For example, only  
SPSR_fiq is accessible when the processor is in FIQ mode.  
— You must not specify R15 as the source or destination register.  
— Also, do not attempt to access an SPSR in User mode, since no such register exists.  
3-19  
 复制成功!