欢迎访问ic37.com |
会员登录 免费注册
发布采购

S3C4510B 参数 Datasheet PDF下载

S3C4510B图片预览
型号: S3C4510B
PDF下载: 下载PDF文件 查看货源
内容描述: 三星S3C4510B的16位/ 32位RISC微控制器是一款高性价比,高性能的基于以太网的系统微控制器解决方案。 [Samsungs S3C4510B 16/32-bit RISC microcontroller is a cost-effective, high-performance microcontroller solution for Ethernet-based systems.]
分类和应用: 微控制器以太网
文件页数/大小: 422 页 / 2160 K
品牌: SAMSUNG [ SAMSUNG ]
 浏览型号S3C4510B的Datasheet PDF文件第30页浏览型号S3C4510B的Datasheet PDF文件第31页浏览型号S3C4510B的Datasheet PDF文件第32页浏览型号S3C4510B的Datasheet PDF文件第33页浏览型号S3C4510B的Datasheet PDF文件第35页浏览型号S3C4510B的Datasheet PDF文件第36页浏览型号S3C4510B的Datasheet PDF文件第37页浏览型号S3C4510B的Datasheet PDF文件第38页  
PROGRAMMER'S MODEL  
S3C4510B  
Accessing Hi-Registers in THUMB State  
In THUMB state, registers R8–R15 (the Hi registers) are not part of the standard register set. However, the  
assembly language programmer has limited access to them, and can use them for fast temporary storage.  
A value may be transferred from a register in the range R0–R7 (a Lo register) to a Hi register, and from a Hi  
register to a Lo register, using special variants of the MOV instruction. Hi register values can also be compared  
against or added to Lo register values with the CMP and ADD instructions. For more information, refer to Figure  
3-34.  
THE PROGRAM STATUS REGISTERS  
The ARM7TDMI contains a Current Program Status Register (CPSR), plus five Saved Program Status Registers  
(SPSRs) for use by exception handlers. These register¢s functions are:  
— Hold information about the most recently performed ALU operation  
— Control the enabling and disabling of interrupts  
— Set the processor operating mode  
The arrangement of bits is shown in Figure 2-6.  
Control Bits  
Condition Code Flags  
(Reserved)  
31  
30  
29  
28  
27  
26  
25  
24  
8
7
6
5
4
3
2
1
0
N
Z
C
V
.
.
.
.
.
.
I
F
T
M4  
M3  
M2  
M1  
M0  
Overflow  
Mode bits  
State bit  
Carry/Borrow/Extend  
Zero  
FIQ disable  
IRQ disable  
Negative/Less Than  
Figure 2-6. Program Status Register Format  
2-8  
 复制成功!