欢迎访问ic37.com |
会员登录 免费注册
发布采购

BM28723AMUV 参数 Datasheet PDF下载

BM28723AMUV图片预览
型号: BM28723AMUV
PDF下载: 下载PDF文件 查看货源
内容描述: [BM1050AF是组合了应对高次谐波的功率因数校正(Power Factor Correction)转换器(以下简称PFC部)与DC/DC转换器(以下简称DC/DC部)的复合LSI。DC/DC部采用准谐振方式动作,有助于实现低EMI。BM1050AF内置650V耐压启动电路。PFC部、DC/DC部均外接开关MOSFET及电流检测电阻,可实现自由度高的电源设计。PFC部采用峰值电流控制。利用带AC电压过低补偿电路的乘法器、应对负载变动的电路、最大功率补偿电路等各种保护电路,提供合适的应用方案。此外,内置跳频功能,有助于实现低EMI。DC/DC部的准谐振方式为软开关动作,有助于实现低EMI。内置脉冲串模式,可降低轻负载时的功耗。内置了软启动功能、脉冲串功能、逐周期过电流限制、过电压保护、过负荷保护等各种保护功能。与微控制器间设有通信控制用端子、外部停止端子,可提供适用于各种应用的系统方案。]
分类和应用: 通信开关控制器微控制器软启动脉冲功率因数校正转换器
文件页数/大小: 82 页 / 5460 K
品牌: ROHM [ ROHM ]
 浏览型号BM28723AMUV的Datasheet PDF文件第19页浏览型号BM28723AMUV的Datasheet PDF文件第20页浏览型号BM28723AMUV的Datasheet PDF文件第21页浏览型号BM28723AMUV的Datasheet PDF文件第22页浏览型号BM28723AMUV的Datasheet PDF文件第24页浏览型号BM28723AMUV的Datasheet PDF文件第25页浏览型号BM28723AMUV的Datasheet PDF文件第26页浏览型号BM28723AMUV的Datasheet PDF文件第27页  
BM28723AMUV  
Description of Function - continued  
8
Format of Digital Audio Signal  
LRCLK: It is L/R Clock Input Signal  
It is available of 32kHz/44.1kHz/48kHz with those clocks (fS) that are same to the sampling frequency (fS).  
The data of the left channel and the right channel for one sample is input to this section.  
BCLK: It is Bit Clock Input Signal  
It is used for the latch of data in everyone bit by sampling frequency’s 32 times frequency (32fS) or 48 times frequency  
(48fS) or 64 times sampling frequency (64fS). However, if the 32fS is selected, the data length is held static of 16bit.  
SDATA: It is Data Input Signal  
It is amplitude data. Word length is different according to the resolution of the input digital audio signal.  
It is available of 16bit/20bit/24bit.  
The digital input format is available of I2S, Left-justified and Right-justified formats.  
The figure below shows the timing chart of each transmission mode.  
SDATAO: Audio Data Output After DSP Processing  
This output syncs with inputted LRCLK and BCLK.  
Output format is available of I2S format only.  
BCLK Clock 64fS  
I2S 64fs Format  
LRCLK  
Left Channel Right Channel  
2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64  
1
BCLK  
MSB  
S 141312 1110 9 8  
LSB  
1 0  
MSB LSB  
S 141312 1110 9 8 7 6 5 4 3 2 1 0  
SDATA  
7
6 5 4 3  
2
16bit Mode  
20bit Mode  
24bit Mode  
16bit Mode  
20bit Mode  
24bit Mode  
Left-Justified 64fs Format  
LRCLK  
Left Channel Right Channel  
2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64  
1
BCLK  
MSB  
SDATA S 14 131211 10 9 8 7  
LSB  
0
LSB  
MSB  
S 14 131211 10 9 8 7 6 5 4 3 2 1 0  
6
5 4 3 2  
1
16bit Mode  
20bit Mode  
24bit Mode  
16bit Mode  
20bit Mode  
24bit Mode  
Right-Justified 64fs Format  
LRCLK  
Left Channel Right Channel  
2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64  
1
BCLK  
MSB  
S 1413 1211 10 9 8  
LSB  
1 0  
MSB LSB  
S 1413 1211 10 9 8 7 6 5 4 3 2 1 0  
7
6 5 4 3  
2
SDATA  
16bit Mode  
20bit Mode  
24bit Mode  
16bit Mode  
20bit Mode  
24bit Mode  
Figure 38  
www.rohm.com  
TSZ02201-0C1C0E900720-1-2  
31.Aug.2018 Rev.001  
© 2018 ROHM Co., Ltd. All rights reserved.  
23/79  
TSZ22111 15 001  
 复制成功!