欢迎访问ic37.com |
会员登录 免费注册
发布采购

RT7297CHZSP 参数 Datasheet PDF下载

RT7297CHZSP图片预览
型号: RT7297CHZSP
PDF下载: 下载PDF文件 查看货源
内容描述: [IC REG BUCK ADJ 3A SYNC 8SOP]
分类和应用:
文件页数/大小: 15 页 / 208 K
品牌: RICHTEK [ RICHTEK TECHNOLOGY CORPORATION ]
 浏览型号RT7297CHZSP的Datasheet PDF文件第7页浏览型号RT7297CHZSP的Datasheet PDF文件第8页浏览型号RT7297CHZSP的Datasheet PDF文件第9页浏览型号RT7297CHZSP的Datasheet PDF文件第10页浏览型号RT7297CHZSP的Datasheet PDF文件第11页浏览型号RT7297CHZSP的Datasheet PDF文件第13页浏览型号RT7297CHZSP的Datasheet PDF文件第14页浏览型号RT7297CHZSP的Datasheet PDF文件第15页  
RT7297C  
CIN and COUT Selection  
Thermal Considerations  
The input capacitance, CIN, is needed to filter the  
trapezoidal current at the source of the high side MOSFET.  
To prevent large ripple current, a low ESR input capacitor  
sized for the maximum RMS current should be used. The  
approximate RMS current is given :  
For continuous operation, do not exceed the maximum  
operation junction temperature 125°C. The maximum  
power dissipation depends on the thermal resistance of  
IC package, PCB layout, the rate of surroundings airflow  
and temperature difference between junction to ambient.  
The maximum power dissipation can be calculated by  
following formula :  
V
OUT  
V
IN  
I
= I  
1  
RMS  
OUT(MAX)  
V
IN  
V
OUT  
PD(MAX) = (TJ(MAX) TA ) / θJA  
This formula has a maximum at VIN = 2VOUT, where  
IRMS = IOUT/2. This simple worst case condition is  
commonly used for design because even significant  
deviations do not offer much relief. Choose a capacitor  
rated at a higher temperature than required. Several  
capacitors may also be paralleled to meet size or height  
requirements in the design. For the input capacitor, two  
10μF low ESR ceramic capacitors are suggested. For the  
suggested capacitor, please refer to Table 3 for more  
details. The selection of COUT is determined by the  
required ESR to minimize voltage ripple. Moreover, the  
amount of bulk capacitance is also a key for COUT selection  
to ensure that the control loop is stable. Loop stability  
can be checked by viewing the load transient response  
as described in a later section.  
Where TJ(MAX) is the maximum operation junction  
temperature , TA is the ambient temperature and the θJA is  
the junction to ambient thermal resistance.  
For recommended operating condition specifications, the  
maximum junction temperature is 125°C. The junction to  
ambient thermal resistance θJA is layout dependent. For  
SOP-8 (Exposed Pad) package, the thermal resistance  
θJA is 75°C/W on the standard JEDEC 51-7 four-layers  
thermal test board. The maximum power dissipation at  
TA = 25°C can be calculated by following formula :  
PD(MAX) = (125°C 25°C) / (75°C/W) = 1.333W  
(min.copper area PCB layout)  
PD(MAX) = (125°C 25°C) / (49°C/W) = 2.04W  
(70mm2copper area PCB layout)  
The output ripple, ΔVOUT, is determined by :  
1
The thermal resistance θJA of SOP-8 (Exposed Pad) is  
determined by the package architecture design and the  
PCB layout design. However, the package architecture  
design had been designed. If possible, it's useful to increase  
thermal performance by the PCB layout copper design.  
The thermal resistance θJA can be decreased by adding  
copper area under the exposed pad of SOP-8 (Exposed  
Pad) package.  
VOUT  I ESR   
L   
8fCOUT  
The output ripple will be the highest at the maximum input  
voltage since ΔIL increases with input voltage. Multiple  
capacitors placed in parallel may be needed to meet the  
ESR and RMS current handling requirement. Higher values,  
lower cost ceramic capacitors are now becoming available  
in smaller case sizes. Their high ripple current, high voltage  
rating and low ESR make them ideal for switching regulator  
applications. However, care must be taken when these  
capacitors are used at input and output. When a ceramic  
capacitor is used at the input and the power is supplied  
by a wall adapter through long wires, a load step at the  
output can induce ringing at the input, VIN. At best, this  
ringing can couple to the output and be mistaken as loop  
instability. At worst, a sudden inrush of current through  
the long wires can potentially cause a voltage spike at  
VIN large enough to damage the part.  
As shown in Figure 7, the amount of copper area to which  
the SOP-8 (Exposed Pad) is mounted affects thermal  
performance. When mounted to the standard  
SOP-8 (Exposed Pad) pad (Figure 7.a), θJA is 75°C/W.  
Adding copper area of pad under the SOP-8 (Exposed  
Pad) (Figure 7.b) reduces the θJA to 64°C/W. Even further,  
increasing the copper area of pad to 70mm2 (Figure 7.e)  
reduces the θJA to 49°C/W.  
Copyright 2014 Richtek Technology Corporation. All rights reserved.  
©
is a registered trademark of Richtek Technology Corporation.  
www.richtek.com  
12  
DS7297C-02 April 2014