欢迎访问ic37.com |
会员登录 免费注册
发布采购

RF2722_1 参数 Datasheet PDF下载

RF2722_1图片预览
型号: RF2722_1
PDF下载: 下载PDF文件 查看货源
内容描述: GSM / GPRS / EDGE接收器 [GSM/GPRS/EDGE RECEIVER]
分类和应用: GSM
文件页数/大小: 26 页 / 349 K
品牌: RFMD [ RF MICRO DEVICES ]
 浏览型号RF2722_1的Datasheet PDF文件第15页浏览型号RF2722_1的Datasheet PDF文件第16页浏览型号RF2722_1的Datasheet PDF文件第17页浏览型号RF2722_1的Datasheet PDF文件第18页浏览型号RF2722_1的Datasheet PDF文件第20页浏览型号RF2722_1的Datasheet PDF文件第21页浏览型号RF2722_1的Datasheet PDF文件第22页浏览型号RF2722_1的Datasheet PDF文件第23页  
Proposed  
RF2722  
In TX mode the RF2722 can also switch to an alternate set of GPO settings defined by TRTXA at the rising edge of TX_EN pin  
when TRTX_EN is programmed high. This functionality is used to redirect the T/R switch to RX mode during the synthesizer lock  
time so that the PA output due to feed-through from the VCO will not violate the ETSI time-mask specification.  
RX Mode  
When RXEN rises, DC_TIME2 starts in the RF2722 and the part switches to the alternate GPO settings defined in TRDC. Once  
the timer expires then the settings of the GPO's revert back to the originally programmed GPO SDI fields.  
RXEN  
DC_TIME2  
GPO  
GPO1,2  
TRDC  
TX Mode  
When TXEN rises, the RF2722 GPOs switch to the alternate GPO settings defined in TRTXA. When TXEN falls, the RF2722 GPO  
settings revert back to the originally programmed GPO SDI fields.  
TX_EN  
TRTXA  
GPO1,2  
GPO1,2  
GPO  
Device Control and Programming  
The Polaris RF2722 VLIF/DCR IC provides a serial interface for programming the control settings. The interface consists of  
eight registers that are accessed individually via a six-bit address word. (Two registers are unused at this time and are included  
for future expansion.) The register map is shown below. Each register plus the six address bits requires an 18-bit transfer  
(except register CF, which has 18 bits and so requires a 24-bit transfer). Additional 'padding' bits can be added between the  
address bits and the data bits, if longer transfer lengths are needed. Since the RF2722 will be most likely used with the  
RF6001/3 then it is expected that six such padding bits will be used in each transfer to bring the total number of bits up to 24.  
This will then match the programming width of the RF6001/3.  
Address  
Register  
CRX1  
Description  
100000  
AGC, standby modes, LO phase cal  
DCOC and GPO  
100001  
100010  
100011  
100100  
100101  
100110  
100111  
011111  
CRX2  
CRX3  
DCOC  
CRX4  
DCOC  
CRX5  
LNA, VCO, mixer current settings, Gain cal  
Gain settings for the polyphase filters and LNA’s.  
Reserved for future use.  
CF  
Reserved  
Reserved  
Reset  
Reserved for future use.  
Writing this address resets all SDI bits to their default states.  
7628 Thorndike Road, Greensboro, NC 27409-9421 · For sales or technical  
support, contact RFMD at (+1) 336-678-5570 or sales-support@rfmd.com.  
Rev A4 DS050919  
19 of 26  
 复制成功!