欢迎访问ic37.com |
会员登录 免费注册
发布采购

RF2052 参数 Datasheet PDF下载

RF2052图片预览
型号: RF2052
PDF下载: 下载PDF文件 查看货源
内容描述: [HIGH PERFORMANCE WIDEBAND RF PLL/VCO WITH INTEGRATED RF MIXER]
分类和应用: 电信电信集成电路
文件页数/大小: 37 页 / 1409 K
品牌: RFMD [ RF MICRO DEVICES ]
 浏览型号RF2052的Datasheet PDF文件第12页浏览型号RF2052的Datasheet PDF文件第13页浏览型号RF2052的Datasheet PDF文件第14页浏览型号RF2052的Datasheet PDF文件第15页浏览型号RF2052的Datasheet PDF文件第17页浏览型号RF2052的Datasheet PDF文件第18页浏览型号RF2052的Datasheet PDF文件第19页浏览型号RF2052的Datasheet PDF文件第20页  
RF2052  
lowed by a ‘1’ (to indicate a read operation), followed by a seven bit address. A 1.5 bit delay is introduced before the sixteen bit  
data word representing the register content is presented to the receiver.  
Note that since the serial bus does not require the presence of the crystal clock, it is necessary to insert an additional rising  
clock edge before the ENX line is set low to ensure the address is read correctly.  
Hardware Control  
Three hardware control pins are provided: ENBL, MODE, and RESETB.  
ENBL Pin  
The ENBL pin has two functions: to enable the analog circuits in the chip and to trigger the VCO band selection as described in  
the VCO section on page 10.  
ENBL Pin  
Low  
REFSTBY Bit  
XO and Bias Block  
Analogue Block  
Digital Block  
0
1
0
1
Off  
On  
On  
On  
Off  
Off  
On  
On  
On  
On  
On  
On  
Low  
High  
High  
As outlined in the VCO section the chip has a built-in automatic VCO band selection to tune the selected VCO to the desired fre-  
quency. The band selection is initiated when the ENBL pin is taken high. Every time the frequency of the synthesizer is re-pro-  
grammed, the ENBL has to be inserted high to initiate the automatic VCO band selection (VCO coarse tune).  
RESETB Pin  
The RESETB pin is a hardware reset control that will reset all digital circuits to their start-up state when asserted low. The  
device includes a power-on-reset function, so this pin should not normally be required, in which case it should be connected to  
the positive supply.  
MODE Pin  
The MODE pin controls which PLL programming register bank is active.  
For normal operation of the RF2052 the MODE pin should be set high to select the default PLL2 programming registers. It is  
possible to set the FULLD bit in the CFG1 register high. This allows the MODE pin to select either PLL1 register bank  
(MODE=low) or PLL2 register bank (MODE=high). This may be useful for some applications where two LO frequencies can be  
programmed into the registers then the MODE pin used to toggle between them. The ENBL pin will also need to be cycled to re-  
lock the synthesizer for each frequency.  
ENBL  
t1  
MODE  
t2  
Parameter  
Description  
MODE setup time  
MODE hold time  
Time  
>5ns  
>5ns  
t1  
t2  
7628 Thorndike Road, Greensboro, NC 27409-9421 · For sales or technical  
support, contact RFMD at (+1) 336-678-5570 or sales-support@rfmd.com.  
16 of 37  
DS140110  
 复制成功!