欢迎访问ic37.com |
会员登录 免费注册
发布采购

R5F64185PFB 参数 Datasheet PDF下载

R5F64185PFB图片预览
型号: R5F64185PFB
PDF下载: 下载PDF文件 查看货源
内容描述: 瑞萨MCU [RENESAS MCU]
分类和应用:
文件页数/大小: 124 页 / 1160 K
品牌: RENESAS [ RENESAS TECHNOLOGY CORP ]
 浏览型号R5F64185PFB的Datasheet PDF文件第1页浏览型号R5F64185PFB的Datasheet PDF文件第3页浏览型号R5F64185PFB的Datasheet PDF文件第4页浏览型号R5F64185PFB的Datasheet PDF文件第5页浏览型号R5F64185PFB的Datasheet PDF文件第6页浏览型号R5F64185PFB的Datasheet PDF文件第7页浏览型号R5F64185PFB的Datasheet PDF文件第8页浏览型号R5F64185PFB的Datasheet PDF文件第9页  
R32C/118 Group
1. Overview
1.1.2
Performance Overview
Table 1.1
Unit
CPU
R32C/118 Group Performance for the 144 pin-Package (1/2)
Function
Central
processing unit
Performance
R32C/100 Series CPU Core
• Basic instructions: 108
• Minimum instruction execution time: 20 ns (f(CPU) = 50 MHz)
• Multiplier: 32-bit × 32-bit 64-bit
• Multiply-accumulate unit: 32-bit × 32-bit + 64-bit 64-bit
• IEEE-754 floating point standard: Single precision
• 32-bit barrel shifter
• Operating mode: Single-chip mode, memory expansion mode,
microprocessor mode (optional
(1)
)
Flash memory: 384 Kbytes to 1 Mbyte
RAM: 40 K/48 K/63 Kbytes
Data flash: 4 Kbytes × 2 blocks
Refer to Table 1.5 for memory size of each product group
Low voltage
detector
Clock generator
Optional
(1)
Low voltage detection interrupt
• 4 circuits (main clock, sub clock, PLL, on-chip oscillator)
• Oscillation stop detector: Main clock oscillator stop/re-oscillation
detection
• Frequency divide circuit: Divide-by-2 to divide-by-24 selectable
• Low power modes: Wait mode, stop mode
• Address space: 4 Gbytes (of which up to 64 Mbytes is user
accessible)
• External bus Interface: Support for wait-state insertion, 4 chip select
outputs
• Bus format: Separate bus/Multiplexed bus selectable, data bus width
selectable (8/16/32 bits)
Interrupt vectors: 261
External interrupt inputs:
NMI, INT
× 9, key input × 4
Interrupt priority levels: 7 levels
15 bits × 1 (selectable input frequency from prescaler output)
4 channels
• Cycle-steal transfer mode
• Request sources: 57
• 2 transfer modes: Single transfer, repeat transfer
• Can be activated by any peripheral interrupt source
• 3 transfer functions: Immediate data transfer, calculation transfer,
chained transfer
• 2 input-only ports
• 120 CMOS inputs/outputs
• 32 ports are 5 V tolerant
• A pull-up resistor is selectable for every 4 input ports (except 5 V
tolerant inputs)
DMAC
Memory
Voltage
Detector
Clock
External Bus
Expansion
Bus and memory
expansion
Interrupts
Watchdog Timer
DMA
DMAC II
I/O Ports
Programmable
I/O ports
Note:
1. Please contact a Renesas sales office to use the optional feature.
REJ03B0255-0100 Rev.1.00 Nov 19, 2009
Page 2 of 122