R32C/118 Group
1. Overview
1.3
Block Diagram
8
8
8
8
8
8
8
Port P0
Port P1
Port P2
Port P3
Port P4
Port P5
Port P6
Peripheral functions
Timer:
Timer A
Timer B
16 bits × 5 timers
16 bits × 6 timers
A/D converter:
10 bits × 1 circuit
Standard: 10 inputs
Maximum: 34 inputs
(1)
Clock generator:
4 circuits
- XIN-XOUT
- XCIN-XCOUT
- On-chip oscillator
- PLL frequency synthesizer
Port P7
8
Three-phase motor
controller
Serial interface:
9 channels
Port P8
D/A converter:
8 bits × 2 channels
Watchdog timer:
15 bits
7
X-Y converter:
16 bits × 16 bits
Multi-master I C-bus
interface:
1 channel
2
DMAC
DMAC II
Memory
ROM
RAM
P8_5
CRC calculator (CCITT)
X
16
+ X
12
+ X
5
+ 1
Port P9
Intelligent I/O
Time Measurement: 16
Wave generation: 24
(2)
Serial interface:
- Variable-length
synchronous serial I/O
- IEBus
(4)
R32C/100 Series CPU Core
R2R0
R2R0
R3R1
R3R1
R6R4
R6R4
R7R5
R7R5
A0
A0
A1
A1
A2
A2
A3
A3
FB
FB
SB
SB
FLG
INTB
ISP
USP
PC
SVF
SVP
VCT
8
(3)
Port P10
CAN module:
2 channels
Multiplier
Floating-point unit
8
Port P15
Port P14
Port P14_1
Port P13
Port P12
Port P11
8
4
(Note 5)
8
8
5
Notes:
1. 34 inputs are available in the 144-pin package. In the 100-pin package, up to 26 inputs are provided.
2. 24 outputs are available in the 144-pin package. In the 100-pin package, 19 outputs are provided.
3. Eight ports are available in the 144-pin package. In the 100-pin package, five I/O ports and one input-
only port (P9_1) are provided.
4. IEBus is a trademark of NEC Electronics Corporation.
5. Ports P11 to P15 are available in the 144-pin package only.
Figure 1.2
R32C/118 Group Block Diagram
REJ03B0255-0100 Rev.1.00 Nov 19, 2009
Page 8 of 122