欢迎访问ic37.com |
会员登录 免费注册
发布采购

R5F562N8BDFB 参数 Datasheet PDF下载

R5F562N8BDFB图片预览
型号: R5F562N8BDFB
PDF下载: 下载PDF文件 查看货源
内容描述: 100 MHz的32位MCU的RX与FPU , 165 DMIPS ,高达512 KB的闪存,以太网, USB 2.0 [100 MHz 32-bit RX MCU with FPU, 165 DMIPS, up to 512-Kbyte Flash, Ethernet, USB 2.0]
分类和应用: 闪存以太网
文件页数/大小: 146 页 / 1021 K
品牌: RENESAS [ RENESAS TECHNOLOGY CORP ]
 浏览型号R5F562N8BDFB的Datasheet PDF文件第70页浏览型号R5F562N8BDFB的Datasheet PDF文件第71页浏览型号R5F562N8BDFB的Datasheet PDF文件第72页浏览型号R5F562N8BDFB的Datasheet PDF文件第73页浏览型号R5F562N8BDFB的Datasheet PDF文件第75页浏览型号R5F562N8BDFB的Datasheet PDF文件第76页浏览型号R5F562N8BDFB的Datasheet PDF文件第77页浏览型号R5F562N8BDFB的Datasheet PDF文件第78页  
RX62N Group, RX621 Group  
4. I/O Registers  
Table 4.1  
List of I/O Registers (Address Order) (23 / 35)  
Module  
Register  
Number Access  
Number of  
Address  
Abbreviation Register Name  
Abbreviation of Bits  
Size  
Access Cycles  
0008 8A38h  
MTU9  
Timer buffer operation transfer mode  
register  
TBTM  
TBTM  
8
8
2 to 3 PCLK*8  
2 to 3 PCLK*8  
2 to 3 PCLK*8  
2 to 3 PCLK*8  
2 to 3 PCLK*8  
2 to 3 PCLK*8  
2 to 3 PCLK*8  
0008 8A39h  
0008 8A40h  
0008 8A44h  
0008 8A46h  
0008 8A48h  
0008 8A4Ah  
MTU10  
MTU10  
MTU10  
MTU10  
MTU10  
MTU10  
Timer buffer operation transfer mode  
register  
8
8
Timer A/D converter start request control TADCR  
register  
16  
16  
16  
16  
16  
16  
16  
16  
16  
16  
Timer A/D converter start request cycle  
set register A  
TADCORA  
Timer A/D converter start request cycle  
set register B  
TADCORB  
TADCOBRA  
TADCOBRB  
Timer A/D converter start request cycle  
set buffer register A  
Timer A/D converter start request cycle  
set buffer register B  
0008 8A60h  
0008 8A80h  
0008 8A81h  
0008 8A84h  
0008 8B00h  
0008 8B01h  
0008 8B02h  
0008 8B03h  
0008 8B04h  
0008 8B05h  
0008 8B06h  
0008 8B08h  
0008 8B0Ah  
0008 8B0Ch  
0008 8B0Eh  
0008 8B20h  
0008 8B22h  
0008 8B24h  
0008 8B26h  
MTUB  
MTUB  
MTUB  
MTUB  
MTU6  
MTU6  
MTU6  
MTU6  
MTU6  
MTU6  
MTU6  
MTU6  
MTU6  
MTU6  
MTU6  
MTU6  
MTU6  
MTU6  
MTU6  
Timer waveform control register  
Timer start register  
TWCR  
TSTR  
TSYR  
TRWER  
TCR  
8
8
2 to 3 PCLK*8  
2 to 3 PCLK*8  
2 to 3 PCLK*8  
2 to 3 PCLK*8  
2 to 3 PCLK*8  
2 to 3 PCLK*8  
2 to 3 PCLK*8  
2 to 3 PCLK*8  
2 to 3 PCLK*8  
2 to 3 PCLK*8  
2 to 3 PCLK*8  
2 to 3 PCLK*8  
2 to 3 PCLK*8  
2 to 3 PCLK*8  
2 to 3 PCLK*8  
2 to 3 PCLK*8  
2 to 3 PCLK*8  
2 to 3 PCLK*8  
2 to 3 PCLK*8  
8
8
MTUB Timer synchronous register  
MTUB Timer read/write enable register  
Timer control register  
8
8
8
8
8
8
Timer mode register  
TMDR  
TIORH  
TIORL  
TIER  
8
8
Timer I/O control register H  
Timer I/O control register L  
Timer interrupt enable register  
Timer status register  
8
8
8
8
8
8
TSR  
8
8
Timer counter  
TCNT  
TGRA  
TGRB  
TGRC  
TGRD  
TGRE  
TGRF  
TIER2  
TBTM  
16  
16  
16  
16  
16  
16  
16  
8
16  
16  
16  
16  
16  
16  
16  
8
Timer general register A  
Timer general register B  
Timer general register C  
Timer general register D  
Timer general register E  
Timer general register F  
Timer interrupt enable register 2  
Timer buffer operation transfer mode  
register  
8
8
0008 8B80h  
0008 8B81h  
0008 8B82h  
0008 8B84h  
0008 8B85h  
0008 8B86h  
0008 8B88h  
0008 8B8Ah  
0008 8B90h  
0008 8C00h  
0008 8C01h  
0008 8C02h  
0008 8C04h  
MTU7  
MTU7  
MTU7  
MTU7  
MTU7  
MTU7  
MTU7  
MTU7  
MTU7  
MTU8  
MTU8  
MTU8  
MTU8  
Timer control register  
TCR  
8
8
2 to 3 PCLK*8  
2 to 3 PCLK*8  
2 to 3 PCLK*8  
2 to 3 PCLK*8  
2 to 3 PCLK*8  
2 to 3 PCLK*8  
2 to 3 PCLK*8  
2 to 3 PCLK*8  
2 to 3 PCLK*8  
2 to 3 PCLK*8  
2 to 3 PCLK*8  
2 to 3 PCLK*8  
2 to 3 PCLK*8  
Timer mode register  
TMDR  
TIOR  
TIER  
TSR  
8
8
Timer I/O control register  
Timer interrupt enable register  
Timer status register  
8
8
8
8
8
8
Timer counter  
TCNT  
TGRA  
TGRB  
TICCR  
TCR  
16  
16  
16  
8
16  
16  
16  
8
Timer general register A  
Timer general register B  
Timer input capture control register  
Timer control register  
8
8
Timer mode register  
TMDR  
TIOR  
TIER  
8
8
Timer I/O control register  
Timer interrupt enable register  
8
8
8
8
R01DS0052EJ0110 Rev.1.10  
Feb 10, 2011  
Page 74 of 146  
 复制成功!