RX62Nグループ、RX621グループ
5. Electrical Characteristics
ACT
RD
RD
RD
RD
PRA
ACT
RD
RD
RD
RD
PRA
SDRAM command
SDCLK
tAD2
tAD2
tAD2 tAD2 tAD2
tAD2 tAD2 tAD2 tAD2
tAD2 tAD2 tAD2 tAD2 tAD2
Row
Address
C0 (Column
Address 0)
C1
C2
C3
R1
C4
C5
C6
C7
A18 to A0
AP*1
tAD2
tAD2
tAD2
tAD2 tAD2
tAD2
tAD2
tAD2
PRA
command
PRA
command
tCSD2 tCSD2 tCSD2
tCSD2 tCSD2 tCSD2 tCSD2
tCSD2
SDCS#
RAS#
CAS#
WE#
tRASD tRASD
tRASD tRASD tRASD tRASD
tRASD tRASD
tCASD
tCASD
tCASD
tCASD
t WED t WED
t WED t WED
(High)
CKE
tDQMD
DQMn
tRDS2 tRDH2
tRDS2 tRDH2
tRDS2 tRDH2
tRDS2 tRDH2
D31 to D0
Note 1: Address pins for output of the precharge-setting command (Precharge-sel) for SDRAM.
Figure 5.19 SDRAM Space Multiple Read Line Stride Bus Timing
R01UH0033JJ0110 Rev.1.10
2010.12.24
Page 108 of 1931