欢迎访问ic37.com |
会员登录 免费注册
发布采购

R5F562N8BDFB 参数 Datasheet PDF下载

R5F562N8BDFB图片预览
型号: R5F562N8BDFB
PDF下载: 下载PDF文件 查看货源
内容描述: 100 MHz的32位MCU的RX与FPU , 165 DMIPS ,高达512 KB的闪存,以太网, USB 2.0 [100 MHz 32-bit RX MCU with FPU, 165 DMIPS, up to 512-Kbyte Flash, Ethernet, USB 2.0]
分类和应用: 闪存以太网
文件页数/大小: 146 页 / 1021 K
品牌: RENESAS [ RENESAS TECHNOLOGY CORP ]
 浏览型号R5F562N8BDFB的Datasheet PDF文件第98页浏览型号R5F562N8BDFB的Datasheet PDF文件第99页浏览型号R5F562N8BDFB的Datasheet PDF文件第100页浏览型号R5F562N8BDFB的Datasheet PDF文件第101页浏览型号R5F562N8BDFB的Datasheet PDF文件第103页浏览型号R5F562N8BDFB的Datasheet PDF文件第104页浏览型号R5F562N8BDFB的Datasheet PDF文件第105页浏览型号R5F562N8BDFB的Datasheet PDF文件第106页  
RX62Nグループ、RX621グループ  
5. Electrical Characteristics  
CSRWAIT:2  
RDON:1  
CSPRWAIT:2  
RDON:1  
CSPRWAIT:2  
RDON:1  
CSPRWAIT:2  
RDON:1  
CSROFF:1  
CSON:0  
TW1  
TW2  
Tend  
Tpw1  
Tpw2  
Tend  
Tpw1  
Tpw2  
Tend  
Tpw1  
Tpw2  
Tend  
Tn1  
Th  
BCLK  
Byte write strobe mode  
tAD  
tAD  
tAD  
tAD  
tAD  
A23 to A0  
1-write strobe mode  
tAD  
tAD  
tAD  
tAD  
tAD  
A23 to A1  
tBCD  
tBCD  
BC3# to BC0#  
Common to both byte write strobe  
mode and 1-write strobe mode  
tCSD  
tCSD  
CS7# to CS0#  
tRSD  
tRSD  
tRSD  
tRSD  
tRSD  
tRSD  
tRSD  
tRSD  
RD# (Read)  
tRDS  
tRDH  
tRDS  
tRDH  
tRDS  
tRDH  
tRDS  
tRDH  
D31 to D0 (Read)  
Figure 5.12 External Bus Timing/Page Read Cycle (Bus Clock Synchronized)  
CSPWWAIT:2  
CSWWAIT:2  
WRON:1  
WDON:1*1  
CSON:0  
CSPWWAIT:2  
CSWOFF:1  
WRON:1  
WRON:1  
WDOFF:1*1  
Tdw1  
WDOFF:1*1  
Tn1  
WDOFF:1*1  
Tdw1  
WDON:1*1  
Tpw1  
WDON:1*1  
Tpw1  
TW2  
Tend  
Tpw2  
Tpw2  
TW1  
Tend  
Tend  
Th  
BCLK  
Byte write strobe mode  
tAD  
tAD  
tAD  
tAD  
A23 to A0  
1-write strobe mode  
tAD  
tAD  
tAD  
tAD  
A23 to A1  
tBCD  
tBCD  
BC3# to BC0#  
Common to both byte write strobe  
mode and 1-write strobe mode  
tCSD  
tCSD  
CS7# to CS0#  
tWRD  
tWRD  
tWRD  
tWRD  
tWRD  
tWRD  
WR3# to WR0#, WR# (Write)  
D31 to D0 (Write)  
tWDD  
tWDD  
tWDD  
tWDH  
tWDH  
tWDH  
Note1: Be sure to specify WDON and WDOFF as at least one cycle of BCLK.  
Figure 5.13 External Bus Timing/Page Write Cycle (Bus Clock Synchronized)  
R01UH0033JJ0110 Rev.1.10  
2010.12.24  
Page 102 of 1931  
 复制成功!