欢迎访问ic37.com |
会员登录 免费注册
发布采购

M38586GE-XXXSP 参数 Datasheet PDF下载

M38586GE-XXXSP图片预览
型号: M38586GE-XXXSP
PDF下载: 下载PDF文件 查看货源
内容描述: 单片8位CMOS微机 [SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER]
分类和应用: 计算机
文件页数/大小: 77 页 / 815 K
品牌: RENESAS [ RENESAS TECHNOLOGY CORP ]
 浏览型号M38586GE-XXXSP的Datasheet PDF文件第35页浏览型号M38586GE-XXXSP的Datasheet PDF文件第36页浏览型号M38586GE-XXXSP的Datasheet PDF文件第37页浏览型号M38586GE-XXXSP的Datasheet PDF文件第38页浏览型号M38586GE-XXXSP的Datasheet PDF文件第40页浏览型号M38586GE-XXXSP的Datasheet PDF文件第41页浏览型号M38586GE-XXXSP的Datasheet PDF文件第42页浏览型号M38586GE-XXXSP的Datasheet PDF文件第43页  
3858 Group  
b7  
b0  
Timer Z2 mode register  
(TZ2M : address 002B16  
)
Timer Z2 operating mode bits  
b2b1b0  
0 0 0 : Timer/Event counter mode  
0 0 1 : Pulse output mode  
0 1 0 : Pulse period measurement mode  
0 1 1 : Pulse width measurement mode  
1 0 0 : Programmable waveform generating mode  
1 0 1 : Programmable one-shot generating mode  
1 1 0 : Not available  
1 1 1 : Not available  
Timer Z2 write control bit  
0 : Writing data to both latch and timer simultaneously  
1 : Writing data only to latch  
Output level latch  
0 : Loutput  
1 : Houtput  
CNTR active edge switch bit  
3
0 : Event counter mode: Count at rising edge  
Pulse output mode: Start outputting H”  
Pulse period measurement mode: Measurement  
between two falling edges  
Pulse width measurement mode: Measurement of  
Hterm  
Programmable one-shot generating mode: After  
start outputting L, Hone-shot pulse generated  
Interrupt at falling edge  
1 : Event counter mode: Count at falling edge  
Pulse output mode: Start outputting L”  
Pulse period measurement mode: Measurement  
between two rising edges  
Pulse width measurement mode: Measurement of  
Lterm  
Programmable one-shot generating mode: After  
start outputting H, Lone-shot pulse generated  
Interrupt at rising edge  
Timer Z2 count stop bit  
0 : Count start  
1 : Count stop  
Timer/Event counter mode switch bit (Note)  
0 : Timer mode  
1 : Event counter mode  
Note: When selecting the modes except the timer/event  
counter mode, set 0to this bit.  
Fig. 29 Structure of timer Z2 mode register  
Rev.1.10 Apr 3, 2006 page 39 of 75  
REJ03B0139-0110  
 复制成功!