欢迎访问ic37.com |
会员登录 免费注册
发布采购

M37754S4CGP 参数 Datasheet PDF下载

M37754S4CGP图片预览
型号: M37754S4CGP
PDF下载: 下载PDF文件 查看货源
内容描述: 单芯片16位CMOS微机 [SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER]
分类和应用: 微控制器和处理器外围集成电路计算机时钟
文件页数/大小: 115 页 / 1558 K
品牌: RENESAS [ RENESAS TECHNOLOGY CORP ]
 浏览型号M37754S4CGP的Datasheet PDF文件第80页浏览型号M37754S4CGP的Datasheet PDF文件第81页浏览型号M37754S4CGP的Datasheet PDF文件第82页浏览型号M37754S4CGP的Datasheet PDF文件第83页浏览型号M37754S4CGP的Datasheet PDF文件第85页浏览型号M37754S4CGP的Datasheet PDF文件第86页浏览型号M37754S4CGP的Datasheet PDF文件第87页浏览型号M37754S4CGP的Datasheet PDF文件第88页  
MITSUBISHI MICROCOMPUTERS  
M37754M8C-XXXGP, M37754M8C-XXXHP  
M37754S4CGP, M37754S4CHP  
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER  
PERIPHERAL DEVICE INPUT/OUTPUT TIMING (VCC = 5 V±10 %, VCC = 0 V, Ta = –20 to 85 °C, unless otherwise noted)  
If the values depends on external clock frequency f(XIN), formulas of the limits are shown below. Also, the values at f(XIN) = 40 MHz in high-  
speed running and at f(XIN) = 25 MHz in low-speed running are shown in ( ). At this time, the clock source select bit is “0.” When the clock  
source select bit is “1”, regard f(XIN) in tables as 2·f(XIN).  
The rise and fall time of input signal must be 100 ns or less respectively, unless otherwise noted.  
Timer A input (Count input in event counter mode)  
Limits  
Symbol  
Parameter  
Unit  
Min.  
80  
Max.  
tc(TA)  
TAiIN input cycle time  
ns  
ns  
ns  
tw(TAH)  
tw(TAL)  
TAiIN input high-level pulse width  
TAiIN input low-level pulse width  
40  
40  
Timer A input (Gating input in timer mode)  
Limits  
Symbol  
Parameter  
Unit  
ns  
ns  
ns  
ns  
ns  
ns  
109  
(XIN)  
8 × 109  
f(XIN)  
4 × 109  
f(XIN)  
8 × 109  
f(XIN)  
4 × 109  
f(XIN)  
Max.  
f(XIN)  
40 MHz  
25 MHz  
40 MH
5 MHz  
(400)  
tc(TA)  
TAiIN input cycle time  
(XIN)  
f(XIN)  
f(XIN)  
f(
(320)  
(200)  
(160)  
(200)  
(160)  
tw(TAH)  
tw(TAL)  
TAiIN input high-level pulse width  
TAiIN input low-level pulse width  
Note :The TAiIN input cycle time requires 4 or more cycles of coe TAiIN input high-level pulse width and the TAiIN input low-level pulse width  
respectively require 2 or more cycles of the count sourn the table are the values when the count source is f(XIN)/4 in high-speed running  
(f(XIN)  
40 MHz) and when the count source is f(XIed running (f(XIN)  
25 MHz). At this time, the clock source select bit is “0.”  
Timer A input (External trigger input in oe mode)  
Symbol rameter  
Limits  
Unit  
ns  
Min.  
8 × 109  
f(XIN)  
4 × 109  
f(XIN)  
Max.  
f(XIN) 40 MHz  
f(XIN) 25 MHz  
(200)  
(160)  
tc(TA)  
TAiIN input cycl
ns  
tw(TAH)  
tw(TAL)  
TAiIN input high-level pulse width  
TAiIN input low-level pulse width  
ns  
ns  
80  
80  
Timer A input (External trigger input in pulse width modulation mode)  
Symbol Parameter  
Limits  
Unit  
Min.  
80  
Max.  
Max.  
tw(TAH)  
tw(TAL)  
TAiIN input high-level pulse width  
TAiIN input low-level pulse width  
ns  
ns  
80  
Timer A input (Up-down input in event counter mode)  
Symbol Parameter  
Limits  
Unit  
Min.  
2000  
1000  
1000  
400  
tc(UP)  
TAiOUT input cycle time  
ns  
ns  
ns  
ns  
ns  
tw(UPH)  
TAiOUT input high-level pulse width  
TAiOUT input low-level pulse width  
TAiOUT input setup time  
tw(UPL)  
tsu(UP-TIN)  
th(TIN-UP)  
TAiOUT input hold time  
400  
83  
 复制成功!