欢迎访问ic37.com |
会员登录 免费注册
发布采购

M37754S4CGP 参数 Datasheet PDF下载

M37754S4CGP图片预览
型号: M37754S4CGP
PDF下载: 下载PDF文件 查看货源
内容描述: 单芯片16位CMOS微机 [SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER]
分类和应用: 微控制器和处理器外围集成电路计算机时钟
文件页数/大小: 115 页 / 1558 K
品牌: RENESAS [ RENESAS TECHNOLOGY CORP ]
 浏览型号M37754S4CGP的Datasheet PDF文件第3页浏览型号M37754S4CGP的Datasheet PDF文件第4页浏览型号M37754S4CGP的Datasheet PDF文件第5页浏览型号M37754S4CGP的Datasheet PDF文件第6页浏览型号M37754S4CGP的Datasheet PDF文件第8页浏览型号M37754S4CGP的Datasheet PDF文件第9页浏览型号M37754S4CGP的Datasheet PDF文件第10页浏览型号M37754S4CGP的Datasheet PDF文件第11页  
MITSUBISHI MICROCOMPUTERS  
M37754M8C-XXXGP, M37754M8C-XXXHP  
M37754S4CGP, M37754S4CHP  
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER  
Input/  
Output  
Pin  
Name  
I/O port P10  
Functions  
I/O  
In single-chip mode, these pins have the same functions as port P0. In memory  
expansion mode or microprocessor mode, these pins become data I/O pins and  
operate as follows:  
P100 – P107  
(1) When using 16-bit width as external data bus width:  
Accessing external memory  
<When reading>  
Pins’ value is input into low-order internal data bus (DB0 to DB7).  
<When writing>  
Value of low-order internal data bus (DB0 to DB7) is output to these pins.  
Accessing internal memory  
<When reading>  
These pins become high impedance.  
<When writing>  
Value of internal data bus is output to these pins.  
(2) When using 8-bit width as external data bus width:  
Accessing external memory  
<When reading>  
Pins’ value is input into internhe value is input into low-order  
internal data bus (DB0 to Dessing an even address; it is input  
into high-order internal dto DB15) when accessing an odd  
address.  
<When writing>  
Value of internal utput to these pins. The value of low-order  
internal data bB7) is output when accessing an even address;  
the value of ternal data bus (DB8 to DB15) is output when  
accessinress.  
Accessiemory  
<Whe
Tcome high impedance.  
g>  
nternal data bus is output to these pins.  
he external bus width is 8 bits, the mode where low-order address  
___ ___  
– LA7) is output when RD or WR output is “H” and data (D0 – D7) is  
___ ___  
put/output when RD or WR output is “L” can be selected in specified  
external memory area access cycle.  
P110 – P117  
I/O port P11  
n single-chip mode, these pins have the same functions as port P0. In memory  
expansion mode or microprocessor mode, these pins operate as follows:  
(1) When using 16-bit width as external data bus width  
Accessing external memory  
<When reading>  
The value is input into high-order internal data bus (DB8 to DB15) when  
accessing an odd address; these pins enter high impedance state when not  
accessing an odd address.  
<When writing>  
Value of high-order internal data bus (DB8-DB15) is output to these pins.  
Accessing internal memory  
<When reading>  
These pins enter high impedance state.  
<When writing>  
Value of internal data bus is output to these pins.  
(2) When using 8-bit width as external data bus width  
These pins become I/O port P110 – P117.  
6
 复制成功!