欢迎访问ic37.com |
会员登录 免费注册
发布采购

M37274EFSP 参数 Datasheet PDF下载

M37274EFSP图片预览
型号: M37274EFSP
PDF下载: 下载PDF文件 查看货源
内容描述: 单片8位CMOS单片机结合闭合字幕解码器和屏幕显示控制器 [SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER]
分类和应用: 解码器显示控制器微控制器和处理器外围集成电路光电二极管瞄准线计算机可编程只读存储器时钟
文件页数/大小: 148 页 / 1926 K
品牌: RENESAS [ RENESAS TECHNOLOGY CORP ]
 浏览型号M37274EFSP的Datasheet PDF文件第4页浏览型号M37274EFSP的Datasheet PDF文件第5页浏览型号M37274EFSP的Datasheet PDF文件第6页浏览型号M37274EFSP的Datasheet PDF文件第7页浏览型号M37274EFSP的Datasheet PDF文件第9页浏览型号M37274EFSP的Datasheet PDF文件第10页浏览型号M37274EFSP的Datasheet PDF文件第11页浏览型号M37274EFSP的Datasheet PDF文件第12页  
MITSUBISHI MICROCOMPUTERS  
M37274EFSP  
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER  
and ON-SCREEN DISPLAY CONTROLLER  
PIN DESCRIPTION (continued)  
Input/  
Output  
Pin  
Name  
Functions  
P63/OSC1/ Input port  
XCIN,  
Input  
Input  
Ports P63 and P64 are 2-bit input port.  
Clock input for OSD  
Pin P63 is also used as OSD clock input pin OSC1.  
P64/OSC2/  
XCOUT  
Clock output for OSD  
Sub-clock output  
Sub-clock input  
Output  
Output  
Input  
Pin P64 is also used as OSD clock output pin OSC2. The output structure is CMOS output.  
Pin P64 is also used as sub-clock output pin XCOUT. The output structure is CMOS output.  
Pin P63 is also used as sub-clock input pin XCIN.  
P70/CVIN, Input port P7  
P71/VHOLD,  
P72/RVCO  
Input  
Ports P70–P72 are 3-bit input port.  
Input for data slicer  
Input  
Pins P70, P71 are also used as data slicer input pins CVIN, VHOLD respectively. When  
using data slicer, input composite video signal through a capacitor. Connect a capacitor  
between VHOLD and VSS.  
Pins P72 pin is also used as input/output pin for data slicer RVCO. When using data slicer,  
connect a resistor between RVCO and VSS.  
Input/output for  
data slicer  
I/O  
When using data slicer, connect a filter using of a capacitor and a resistor between HLF  
and VSS.  
HLF/AD6  
Analog input  
HSYNC input  
VSYNC input  
Input  
Input  
This is an analog input pin AD6.  
HSYNC  
VSYNC  
This is a horizontal synchronous signal input for OSD.  
Input  
This is a vertical synchronous signal input for OSD.  
Note : As shown in the memory map (Figure 5), port P0 is accessed as a memory at address 00C016 of zero page. Port P0 has the port P0  
direction register (address 00C116 of zero page) which can be used to program each bit as an input (“0”) or an output (“1”). The pins  
programmed as “1” in the direction register are output pins. When pins are programmed as “0,” they are input pins. When pins are  
programmed as output pins, the output data are written into the port latch and then output. When data is read from the output pins, the  
output pin level is not read but the data of the port latch is read. This allows a previously-output value to be read correctly even if the  
output “L” voltage has risen, for example, because a light emitting diode was directly driven. The input pins float, so the values of the pins  
can be read. When data is written into the input pin, it is written only into the port latch, while the pin remains in the floating state.  
7
 复制成功!