欢迎访问ic37.com |
会员登录 免费注册
发布采购

M37274EFSP 参数 Datasheet PDF下载

M37274EFSP图片预览
型号: M37274EFSP
PDF下载: 下载PDF文件 查看货源
内容描述: 单片8位CMOS单片机结合闭合字幕解码器和屏幕显示控制器 [SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER]
分类和应用: 解码器显示控制器微控制器和处理器外围集成电路光电二极管瞄准线计算机可编程只读存储器时钟
文件页数/大小: 148 页 / 1926 K
品牌: RENESAS [ RENESAS TECHNOLOGY CORP ]
 浏览型号M37274EFSP的Datasheet PDF文件第17页浏览型号M37274EFSP的Datasheet PDF文件第18页浏览型号M37274EFSP的Datasheet PDF文件第19页浏览型号M37274EFSP的Datasheet PDF文件第20页浏览型号M37274EFSP的Datasheet PDF文件第22页浏览型号M37274EFSP的Datasheet PDF文件第23页浏览型号M37274EFSP的Datasheet PDF文件第24页浏览型号M37274EFSP的Datasheet PDF文件第25页  
MITSUBISHI MICROCOMPUTERS  
M37274EFSP  
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER  
and ON-SCREEN DISPLAY CONTROLLER  
Interrupt Control Register 1  
b7b6 b5b4b3 b2b1b0  
Interrupt control register 1 (ICON1) [Address 00FE16]  
After reset  
B
0
Name  
Functions  
R W  
R W  
Timer 1 interrupt  
enable bit (TM1E)  
0
0 : Interrupt disabled  
1 : Interrupt enabled  
Timer 2 interrupt  
enable bit (TM2E)  
1
2
3
4
5
6
0 : Interrupt disabled  
1 : Interrupt enabled  
0
0
0
0
0
0
R W  
R W  
R W  
R W  
R W  
R W  
Timer 3 interrupt  
enable bit (TM3E)  
0 : Interrupt disabled  
1 : Interrupt enabled  
Timer 4 interrupt  
enable bit (TM4E)  
0 : Interrupt disabled  
1 : Interrupt enabled  
OSD interrupt enable bit  
(CRTE)  
0 : Interrupt disabled  
1 : Interrupt enabled  
V
SYNC interrupt enable  
0 : Interrupt disabled  
1 : Interrupt enabled  
bit (VSCR)  
A-D conversion • INT3  
interrupt enable bit (ADE)  
0 : Interrupt disabled  
1 : Interrupt enabled  
Nothing is assigned. This bit is a write disable  
bit. When this bit is read out, the value is “0.”  
7
0
R —  
Fig. 13. Interrupt Control Register 1  
Interrupt Control Register 2  
b7b6 b5b4b3 b2b1b0  
Interrupt control register 2 (ICON2) [Address 00FF16]  
After reset  
B
0
Name  
Functions  
R W  
R W  
INT1 interrupt  
enable bit (INT1E)  
0
0 : Interrupt disabled  
1 : Interrupt enabled  
Data slicer interrupt  
enable bit (DSR)  
1
2
3
4
0 : Interrupt disabled  
1 : Interrupt enabled  
0
0
0
0
R W  
R W  
R W  
R W  
Serial I/O interrupt  
enable bit (SIOE)  
0 : Interrupt disabled  
1 : Interrupt enabled  
f(XIN)/4096 interrupt  
enable bit (1MSE)  
0 : Interrupt disabled  
1 : Interrupt enabled  
INT2 interrupt enable  
bit (INT2E)  
0 : Interrupt disabled  
1 : Interrupt enabled  
Multi-master I2C-BUS interface  
interrupt enable bit (IICE)  
5
6
7
0 : Interrupt disabled  
1 : Interrupt enabled  
0
0
0
R W  
R W  
R W  
Timer 5 • 6 interrupt  
enable bit (T56E)  
0 : Interrupt disabled  
1 : Interrupt enabled  
Timer 5 • 6 interrupt  
switch bit (TM56S)  
0 : Timer 5  
1 : Timer 6  
Fig. 14. Interrupt Control Register 2  
20  
 复制成功!