欢迎访问ic37.com |
会员登录 免费注册
发布采购

M37274EFSP 参数 Datasheet PDF下载

M37274EFSP图片预览
型号: M37274EFSP
PDF下载: 下载PDF文件 查看货源
内容描述: 单片8位CMOS单片机结合闭合字幕解码器和屏幕显示控制器 [SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER]
分类和应用: 解码器显示控制器微控制器和处理器外围集成电路光电二极管瞄准线计算机可编程只读存储器时钟
文件页数/大小: 148 页 / 1926 K
品牌: RENESAS [ RENESAS TECHNOLOGY CORP ]
 浏览型号M37274EFSP的Datasheet PDF文件第128页浏览型号M37274EFSP的Datasheet PDF文件第129页浏览型号M37274EFSP的Datasheet PDF文件第130页浏览型号M37274EFSP的Datasheet PDF文件第131页浏览型号M37274EFSP的Datasheet PDF文件第133页浏览型号M37274EFSP的Datasheet PDF文件第134页浏览型号M37274EFSP的Datasheet PDF文件第135页浏览型号M37274EFSP的Datasheet PDF文件第136页  
MITSUBISHI MICROCOMPUTERS  
M37274EFSP  
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER  
and ON-SCREEN DISPLAY CONTROLLER  
Timer Mode Register 2  
b7b6 b5b4b3 b2b1b0  
Timer mode register 2 (TM2) [Address 00F516]  
B
0
Name  
Functions  
After reset R W  
Timer 3 count source  
selection bit (TM20)  
0
R W  
(b6 at address 00C716  
b0  
)
0
0
1
1
0 : f(XIN)/16 or f(XCIN)/16 (See note)  
1 : f(XCIN  
0 :  
)
External clock from TIM3 pin  
1 :  
1, 4  
b4 b1  
Timer 4 count source  
selection bits  
(TM21, TM24)  
0
R W  
0
0
1
1
0 : Timer 3 overflow signal  
1 : f(XIN)/16 or f(XCIN)/16 (See note)  
0 : f(XIN)/2 or f(XCIN)/2 (See note)  
1 : f(XCIN  
)
Timer 3 count  
stop bit (TM22)  
2
3
0: Count start  
1: Count stop  
0
0
R W  
R W  
Timer 4 count stop bit  
(TM23)  
0: Count start  
1: Count stop  
Timer 5 count stop bit  
(TM25)  
5
6
0: Count start  
1: Count stop  
0
0
R W  
R W  
Timer 6 count stop bit  
(TM26)  
0: Count start  
1: Count stop  
Timer 5 count source  
selection bit 1  
(TM27)  
7
0: f(XIN)/16 or f(XCIN)/16 (See note)  
1: Count source selected by bit 6  
of TM1  
0
R W  
Note: Either f(XIN) or f(XCIN) is selected by bit 7 of the CPU mode register.  
Timer Mode Register 2  
Address 00F516  
2
I C Data Shift Register  
b7 b6 b5 b4 b3 b2 b1 b0  
I2C data shift register1(S0) [Address 00F616  
]
B
Name  
Functions  
After reset  
R
W
W
0
to  
7
D0 to D7  
This is an 8-bit shift register to store  
receive data and write transmit data.  
Indeterminate R  
2
Note:  
To write data into the I C data shift register after setting the MST bit to  
“0” (slave mode), keep an interval of 8 machine cycles or more.  
2
I C Data Shift Register  
Address 00F616  
131  
 复制成功!