欢迎访问ic37.com |
会员登录 免费注册
发布采购

M32180F8TFP 参数 Datasheet PDF下载

M32180F8TFP图片预览
型号: M32180F8TFP
PDF下载: 下载PDF文件 查看货源
内容描述: 32位RISC单芯片微型计算机M32R系列M32R / ECU系列 [32-Bit RISC Single-Chip Microcomputers M32R Family M32R/ECU Series]
分类和应用: 计算机
文件页数/大小: 839 页 / 3694 K
品牌: RENESAS [ RENESAS TECHNOLOGY CORP ]
 浏览型号M32180F8TFP的Datasheet PDF文件第123页浏览型号M32180F8TFP的Datasheet PDF文件第124页浏览型号M32180F8TFP的Datasheet PDF文件第125页浏览型号M32180F8TFP的Datasheet PDF文件第126页浏览型号M32180F8TFP的Datasheet PDF文件第128页浏览型号M32180F8TFP的Datasheet PDF文件第129页浏览型号M32180F8TFP的Datasheet PDF文件第130页浏览型号M32180F8TFP的Datasheet PDF文件第131页  
INTERRUPT CONTROLLER (ICU)  
5.5 Description of Interrupt Operation  
5
[10] Restoring the Interrupt Request Mask Register (IMASK)  
Restore the Interrupt Request Mask Register that was saved to the stack in [2].  
[11] Restoring registers from the stack  
Restore the registers that were saved to the stack in [1].  
[12] Completion of external interrupt processing  
Execute the RTE instruction to complete the external interrupt processing. The program returns to the  
state in which it was before the currently processed interrupt request was accepted.  
(3) Identifying the source of the interrupt request generated  
If any internal peripheral I/O has two or more interrupt request sources, check the Interrupt Request Status  
Register provided for each internal peripheral I/O to identify the source of the interrupt request generated.  
(4) Enabling multiple interrupts  
To enable multiple interrupts in the interrupt handler, set the PSW register IE (Interrupt Enable) bit to enable  
interrupt requests to be accepted. However, before writing "1" to the IE bit, be sure to save each register  
(BPC, PSW, general-purpose registers and IMASK) to the stack.  
Note: • Before enabling multiple interrupts, read the Interrupt Vector Register (IVECT) and then the ICU  
vector table, as shown in Figure 5.5.2, “Typical Handler Operation for Interrupts from Internal  
Peripheral I/O.”  
32180 Group User’s Manual (Rev.1.0)  
5-16  
 复制成功!