M32C/83 Group (M32C/83, M32C/83T)
Vcc=3.3V
Memory Expansion Mode and Microprocessor Mode
(Valid only with a wait state)
BCLK
RD
(Separate bus)
WR, WRL, WRH
(Separate bus)
RD
(Multiplexed bus)
WR, WRL, WRH
(Multiplexed bus)
RDY input
t
h(BCLK–RDY)
t
su(RDY–BCLK)
(Valid with a wait state and no wait state)
BCLK
t
su(HOLD–BCLK)
t
h(BCLK–HOLD)
HOLD input
HLDA output
t
d(BCLK–HLDA)
t
d(BCLK–HLDA)
P0, P1, P2,
P3, P4,
Hi–Z
P50 to P52
Measurement Conditions:
• VCC=3.0 to 3.6V
• Input high and low voltage: VIH=2.4V, VIL=0.6V
• Output high and low voltage: VOH=1.5V, VOL=1.5V
Figure 5.17 VCC=3.3V Timing Diagram (8)
Page 80
Rev. 1.41 Jan.31, 2006
REJ03B0013-0141
of 91
RENESAS [ RENESAS TECHNOLOGY CORP ]
