欢迎访问ic37.com |
会员登录 免费注册
发布采购

M30626FJPGP 参数 Datasheet PDF下载

M30626FJPGP图片预览
型号: M30626FJPGP
PDF下载: 下载PDF文件 查看货源
内容描述: 单芯片16位CMOS微机 [SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER]
分类和应用: 外围集成电路微控制器计算机时钟
文件页数/大小: 87 页 / 832 K
品牌: RENESAS [ RENESAS TECHNOLOGY CORP ]
 浏览型号M30626FJPGP的Datasheet PDF文件第27页浏览型号M30626FJPGP的Datasheet PDF文件第28页浏览型号M30626FJPGP的Datasheet PDF文件第29页浏览型号M30626FJPGP的Datasheet PDF文件第30页浏览型号M30626FJPGP的Datasheet PDF文件第32页浏览型号M30626FJPGP的Datasheet PDF文件第33页浏览型号M30626FJPGP的Datasheet PDF文件第34页浏览型号M30626FJPGP的Datasheet PDF文件第35页  
5. Electrical Characteristics (M16C/62P)  
M16C/62 Group (M16C/62P, M16C/62PT)  
Table 5.2 Recommended Operating Conditions (1) (1)  
Standard  
Unit  
Symbol  
Parameter  
Min.  
Typ.  
Max.  
V
CC1, VCC2 Supply voltage(VCC1  
AVcc Analog supply voltage  
Power supply ripple allowable frequency  
VCC2  
)
2.7  
5.0  
5.5  
V
V
V
CC1  
(2)  
(ripple)  
10  
MHz  
V
f
(2)  
P-P(ripple)  
V
Power supply ripple allowable amplitude voltage  
(VCC1=5V)  
(VCC1=3V)  
(VCC1=5V)  
(VCC1=3V)  
0.5  
0.3  
0.3  
0.3  
V
V
CC(|V / T|)  
V/ms  
V/ms  
V/ms  
Power supply ripple rising / falling gradient  
(2)  
(2)  
SVCC  
Vss  
Power supply rising gradient  
Supply voltage  
0.05  
0
0
V
V
V
AVss  
Analog supply voltage  
P3_1 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7  
P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 (during single-chip mode)  
V
V
CC2  
CC2  
HIGH input  
voltage  
0.8VCC2  
0.8VCC2  
V
V
P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0  
(data input during memory expansion and microprocessor modes)  
0.5VCC2  
V
CC2  
V
IH  
P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7,  
P11_0 to P11_7, P14_0, P14_1,  
XIN, RESET, CNVSS, BYTE  
0.8VCC1  
0.8VCC1  
V
CC1  
V
V
P7_0 , P7_1  
6.5  
P3_1 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P12_0 to P12_7, P13_0 to P13_7  
P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 (during single-chip mode)  
LOW input  
voltage  
0
0
0.2VCC2  
0.2VCC2  
V
V
P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0  
(data input during memory expansion and microprocessor modes)  
0
V
IL  
0.16VCC2  
V
P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_7, P9_0 to P9_7, P10_0 to P10_7,  
P11_0 to P11_7, P14_0, P14_1,  
0
V
0.2VCC1  
XIN, RESET, CNVSS, BYTE  
P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7,  
P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7,  
P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7,  
P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1  
HIGH peak output  
current  
I
I
OH (peak)  
OH (avg)  
-10.0  
-5.0  
mA  
mA  
HIGH average  
output current  
P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7,  
P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_2 to P7_7,  
P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7,  
P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1  
LOW peak output  
current  
P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7,  
P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7,  
P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7,  
P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1  
I
I
OL (peak)  
OL (avg)  
10.0  
5.0  
mA  
mA  
P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7,  
P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7,  
P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7,  
P11_0 to P11_7, P12_0 to P12_7, P13_0 to P13_7, P14_0, P14_1  
LOW average  
output current  
NOTES:  
1. Referenced to VCC1 = VCC2 = 2.7 to 5.5V at Topr = -20 to 85 °C / -40 to 85 °C unless otherwise specified.  
2. SVCC indicates the minimum time gradient until VCC1 reaches 2.7V.  
f(ripple)  
V
SVCC  
Vp-p(ripple)  
VCC1  
0V  
t
3. The mean output current is the mean value within 100ms.  
4. The total IOL (peak) for ports P0, P1, P2, P8_6, P8_7, P9, P10, P11, P14_0 and P14_1 must be 80mA max. The total IOL (peak) for  
ports P3, P4, P5, P6, P7, P8_0 to P8_4, P12, and P13 must be 80mA max. The total IOH (peak) for ports P0, P1, and P2 must be  
-40mA max. The total IOH (peak) for ports P3, P4, P5, P12, and P13 must be -40mA max. The total IOH (peak) for ports P6, P7, and  
P8_0 to P8_4 must be -40mA max. The total IOH (peak) for ports P8_6, P8_7, P9, P10, P11, P14_0, and P14_1 must be -40mA max.  
5. There is no external connections for port P1_0 to P1_7, P4_4 to P4_7, P7_2 to P7_5 and P9_1 in 80-pin version.  
page 31  
Rev.2.10 Nov. 07, 2003  
of 84  
 复制成功!