欢迎访问ic37.com |
会员登录 免费注册
发布采购

HD64F36077G 参数 Datasheet PDF下载

HD64F36077G图片预览
型号: HD64F36077G
PDF下载: 下载PDF文件 查看货源
内容描述: 旧公司名称在产品目录等资料 [Old Company Name in Catalogs and Other Documents]
分类和应用:
文件页数/大小: 566 页 / 3220 K
品牌: RENESAS [ RENESAS TECHNOLOGY CORP ]
 浏览型号HD64F36077G的Datasheet PDF文件第295页浏览型号HD64F36077G的Datasheet PDF文件第296页浏览型号HD64F36077G的Datasheet PDF文件第297页浏览型号HD64F36077G的Datasheet PDF文件第298页浏览型号HD64F36077G的Datasheet PDF文件第300页浏览型号HD64F36077G的Datasheet PDF文件第301页浏览型号HD64F36077G的Datasheet PDF文件第302页浏览型号HD64F36077G的Datasheet PDF文件第303页  
Section 13 Timer Z  
13.5  
Interrupts  
There are three kinds of timer Z interrupt sources; input capture/compare match, overflow, and  
underflow. An interrupt is requested when the corresponding interrupt request flag is set to 1 while  
the corresponding interrupt enable bit is set to 1.  
13.5.1  
Status Flag Set Timing  
1. IMF Flag Set Timing: The IMF flag is set to 1 by the compare match signal that is generated  
when the GR matches with the TCNT. The compare match signal is generated at the last state  
of matching (timing to update the counter value when the GR and TCNT match). Therefore,  
when the TCNT and GR matches, the compare match signal will not be generated until the  
TCNT input clock is generated. Figure 13.48 shows the timing to set the IMF flag.  
φ
TCNT input clock  
TCNT  
GR  
N
N+1  
N
Compare match  
signal  
IMF  
ITMZ  
Figure 13.48 IMF Flag Set Timing when Compare Match Occurs  
Rev. 3.00 Sep. 10, 2007 Page 265 of 528  
REJ09B0216-0300  
 复制成功!