欢迎访问ic37.com |
会员登录 免费注册
发布采购

HD6417709SF133B 参数 Datasheet PDF下载

HD6417709SF133B图片预览
型号: HD6417709SF133B
PDF下载: 下载PDF文件 查看货源
内容描述: 瑞萨32位RISC单片机超级RISC引擎族/ SH7700系列 [Renesas 32-Bit RISC Microcomputer Super RISC engine Family/SH7700 Series]
分类和应用: 微控制器和处理器外围集成电路时钟
文件页数/大小: 807 页 / 4409 K
品牌: RENESAS [ RENESAS TECHNOLOGY CORP ]
 浏览型号HD6417709SF133B的Datasheet PDF文件第179页浏览型号HD6417709SF133B的Datasheet PDF文件第180页浏览型号HD6417709SF133B的Datasheet PDF文件第181页浏览型号HD6417709SF133B的Datasheet PDF文件第182页浏览型号HD6417709SF133B的Datasheet PDF文件第184页浏览型号HD6417709SF133B的Datasheet PDF文件第185页浏览型号HD6417709SF133B的Datasheet PDF文件第186页浏览型号HD6417709SF133B的Datasheet PDF文件第187页  
Bit 4—IRQ4 Interrupt Request (IRQ4R): Indicates whether there is interrupt request input to  
the IRQ4 pin. When edge detection mode is set for IRQ4, an interrupt request is cleared by  
clearing the IRQ4R bit.  
Bit 4: IRQ4R  
Description  
0
1
No interrupt request input to IRQ4 pin  
Interrupt request input to IRQ4 pin  
(Initial value)  
Bit 3—IRQ3 Interrupt Request (IRQ3R): Indicates whether there is interrupt request input to  
the IRQ3 pin. When edge detection mode is set for IRQ3, an interrupt request is cleared by  
clearing the IRQ3R bit.  
Bit 3: IRQ3R  
Description  
0
1
No interrupt request input to IRQ3 pin  
Interrupt request input to IRQ3 pin  
(Initial value)  
Bit 2—IRQ2 Interrupt Request (IRQ2R): Indicates whether there is interrupt request input to  
the IRQ2 pin. When edge detection mode is set for IRQ2, an interrupt request is cleared by  
clearing the IRQ2R bit.  
Bit 2: IRQ2R  
Description  
0
1
No interrupt request input to IRQ2 pin  
Interrupt request input to IRQ2 pin  
(Initial value)  
Bit 1—IRQ1 Interrupt Request (IRQ1R): Indicates whether there is interrupt request input to  
the IRQ1 pin. When edge detection mode is set for IRQ1, an interrupt request is cleared by  
clearing the IRQ1R bit.  
Bit 1: IRQ1R  
Description  
0
1
No interrupt request input to IRQ1 pin  
Interrupt request input to IRQ1 pin  
(Initial value)  
Bit 0—IRQ0 Interrupt Request (IRQ0R): Indicates whether there is interrupt request input to  
the IRQ0 pin. When edge detection mode is set for IRQ0, an interrupt request is cleared by  
clearing the IRQ0R bit.  
Bit 0: IRQ0R  
Description  
0
1
No interrupt request input to IRQ0 pin  
Interrupt request input to IRQ0 pin  
(Initial value)  
Rev. 5.00, 09/03, page 139 of 760  
 复制成功!