欢迎访问ic37.com |
会员登录 免费注册
发布采购

HD6417709SF133B 参数 Datasheet PDF下载

HD6417709SF133B图片预览
型号: HD6417709SF133B
PDF下载: 下载PDF文件 查看货源
内容描述: 瑞萨32位RISC单片机超级RISC引擎族/ SH7700系列 [Renesas 32-Bit RISC Microcomputer Super RISC engine Family/SH7700 Series]
分类和应用: 微控制器和处理器外围集成电路时钟
文件页数/大小: 807 页 / 4409 K
品牌: RENESAS [ RENESAS TECHNOLOGY CORP ]
 浏览型号HD6417709SF133B的Datasheet PDF文件第149页浏览型号HD6417709SF133B的Datasheet PDF文件第150页浏览型号HD6417709SF133B的Datasheet PDF文件第151页浏览型号HD6417709SF133B的Datasheet PDF文件第152页浏览型号HD6417709SF133B的Datasheet PDF文件第154页浏览型号HD6417709SF133B的Datasheet PDF文件第155页浏览型号HD6417709SF133B的Datasheet PDF文件第156页浏览型号HD6417709SF133B的Datasheet PDF文件第157页  
5.3  
Cache Operation  
5.3.1  
Searching the Cache  
If the cache is enabled, whenever instructions or data in memory are accessed the cache will be  
searched to see if the desired instruction or data is in the cache. Figure 5.4 illustrates the method  
by which the cache is searched. The cache is a physical cache and holds physical addresses in its  
address section.  
Entries are selected using bits 11–4 of the address (virtual) of the access to memory and the  
address tag of that entry is read. In parallel to reading of the address tag, the virtual address is  
translated to a physical address in the MMU. The physical address after translation and the  
physical address read from the address section are compared. The address comparison uses all four  
ways. When the comparison shows a match and the selected entry is valid (V = 1), a cache hit  
occurs. When the comparison does not show a match or the selected entry is not valid (V = 0), a  
cache miss occurs. Figure 5.4 shows a hit on way 1.  
Rev. 5.00, 09/03, page 109 of 760  
 复制成功!