欢迎访问ic37.com |
会员登录 免费注册
发布采购

HD6417750SBP200 参数 Datasheet PDF下载

HD6417750SBP200图片预览
型号: HD6417750SBP200
PDF下载: 下载PDF文件 查看货源
内容描述: 的SuperH RISC引擎 [SuperH RISC engine]
分类和应用: 外围集成电路时钟
文件页数/大小: 1039 页 / 6201 K
品牌: RENESAS [ RENESAS TECHNOLOGY CORP ]
 浏览型号HD6417750SBP200的Datasheet PDF文件第817页浏览型号HD6417750SBP200的Datasheet PDF文件第818页浏览型号HD6417750SBP200的Datasheet PDF文件第819页浏览型号HD6417750SBP200的Datasheet PDF文件第820页浏览型号HD6417750SBP200的Datasheet PDF文件第822页浏览型号HD6417750SBP200的Datasheet PDF文件第823页浏览型号HD6417750SBP200的Datasheet PDF文件第824页浏览型号HD6417750SBP200的Datasheet PDF文件第825页  
Program  
execution state  
Interrupt  
generated?  
No  
No  
No  
Yes  
(BL bit  
in SR = 0) or  
(sleep or standby  
mode)?  
No  
NMIB in  
ICR = 1 and  
NMI?  
Yes  
NMI?  
Yes  
Yes  
No  
Level 15  
interrupt?  
Yes  
No  
Level 14  
interrupt?  
*
I3–I0 =  
Yes  
level 14 or  
lower?  
Yes  
No  
Level 1  
interrupt?  
No  
I3–I0 =  
level 13 or  
lower?  
Yes  
Set interrupt source  
in INTEVT  
Yes  
No  
Yes  
I3–I0 =  
Save SR to SSR;  
save PC to SPC  
level 0?  
No  
Set BL, MD, RB bits  
in SR to 1  
Branch to exception  
handler  
Note: * I3–I0: Interrupt mask bits in status register (SR)  
Figure 19.3 Interrupt Operation Flowchart  
Rev. 6.0, 07/02, page 769 of 986  
 复制成功!