欢迎访问ic37.com |
会员登录 免费注册
发布采购

HD6417750SBP200 参数 Datasheet PDF下载

HD6417750SBP200图片预览
型号: HD6417750SBP200
PDF下载: 下载PDF文件 查看货源
内容描述: 的SuperH RISC引擎 [SuperH RISC engine]
分类和应用: 外围集成电路时钟
文件页数/大小: 1039 页 / 6201 K
品牌: RENESAS [ RENESAS TECHNOLOGY CORP ]
 浏览型号HD6417750SBP200的Datasheet PDF文件第671页浏览型号HD6417750SBP200的Datasheet PDF文件第672页浏览型号HD6417750SBP200的Datasheet PDF文件第673页浏览型号HD6417750SBP200的Datasheet PDF文件第674页浏览型号HD6417750SBP200的Datasheet PDF文件第676页浏览型号HD6417750SBP200的Datasheet PDF文件第677页浏览型号HD6417750SBP200的Datasheet PDF文件第678页浏览型号HD6417750SBP200的Datasheet PDF文件第679页  
15.3.2 Operation in Asynchronous Mode  
In asynchronous mode, characters are sent or received, each preceded by a start bit indicating the  
start of communication and followed by one or two stop bits indicating the end of communication.  
Serial communication is thus carried out with synchronization established on a character-by-  
character basis.  
Inside the SCI, the transmitter and receiver are independent units, enabling full-duplex  
communication. Both the transmitter and the receiver also have a double-buffered structure, so  
that data can be read or written during transmission or reception, enabling continuous data  
transfer.  
Figure 15.5 shows the general format for asynchronous serial communication.  
In asynchronous serial communication, the transmission line is usually held in the mark state (high  
level). The SCI monitors the transmission line, and when it goes to the space state (low level),  
recognizes a start bit and starts serial communication.  
One serial communication character consists of a start bit (low level), followed by data (in LSB-  
first order), a parity bit (high or low level), and finally one or two stop bits (high level).  
In asynchronous mode, the SCI performs synchronization at the falling edge of the start bit in  
reception. The SCI samples the data on the eighth pulse of a clock with a frequency of 16 times  
the length of one bit, so that the transfer data is latched at the center of each bit.  
Idle state (mark state)  
1
1
(LSB)  
D0  
(MSB)  
D7  
Serial  
data  
0
D1  
D2  
D3  
D4  
D5  
D6  
0/1  
1
1
Start  
bit  
Parity  
bit  
Stop  
bit(s)  
Transmit/receive data  
7 or 8 bits  
1 bit  
1 bit,  
1 or  
or none  
2 bits  
One unit of transfer data (character or frame)  
Figure 15.5 Data Format in Asynchronous Communication (Example with 8-Bit Data,  
Parity, Two Stop Bits)  
Data Transfer Format  
Table 15.10 shows the data transfer formats that can be used in asynchronous mode. Any of 12  
transfer formats can be selected according to the SCSMR1 setting.  
Rev. 6.0, 07/02, page 623 of 986  
 复制成功!