欢迎访问ic37.com |
会员登录 免费注册
发布采购

HD6417750SBP200 参数 Datasheet PDF下载

HD6417750SBP200图片预览
型号: HD6417750SBP200
PDF下载: 下载PDF文件 查看货源
内容描述: 的SuperH RISC引擎 [SuperH RISC engine]
分类和应用: 外围集成电路时钟
文件页数/大小: 1039 页 / 6201 K
品牌: RENESAS [ RENESAS TECHNOLOGY CORP ]
 浏览型号HD6417750SBP200的Datasheet PDF文件第125页浏览型号HD6417750SBP200的Datasheet PDF文件第126页浏览型号HD6417750SBP200的Datasheet PDF文件第127页浏览型号HD6417750SBP200的Datasheet PDF文件第128页浏览型号HD6417750SBP200的Datasheet PDF文件第130页浏览型号HD6417750SBP200的Datasheet PDF文件第131页浏览型号HD6417750SBP200的Datasheet PDF文件第132页浏览型号HD6417750SBP200的Datasheet PDF文件第133页  
Instruction access to virtual address (VA)  
VA is  
VA is  
in P4 area  
VA is  
VA is in P0, U0,  
or P3 area  
in P2 area  
in P1 area  
No  
0
Access prohibited  
CCR.ICE?  
MMUCR.AT = 1  
Yes  
1
SH = 0  
and (MMUCR.SV = 0 or  
SR.MD = 0)  
No  
Yes  
VPNs match  
and ASIDs match and  
V = 1  
No  
No  
VPNs match  
and V = 1  
Yes  
Yes  
No  
Only one  
entry matches  
Hardware ITLB  
miss handling  
Search UTLB  
Yes  
Yes  
Record in ITLB  
Match?  
No  
SR.MD?  
Instruction TLB  
miss exception  
0 (User)  
1 (Privileged)  
0
PR?  
Instruction TLB  
multiple hit exception  
1
C = 1  
and CCR.ICE = 1  
Instruction TLB protection  
violation exception  
No  
Yes  
Cache access  
Memory access  
(Non-cacheable)  
Figure 3.11 Flowchart of Memory Access Using ITLB  
Rev. 6.0, 07/02, page 77 of 986  
 复制成功!