欢迎访问ic37.com |
会员登录 免费注册
发布采购

7906 参数 Datasheet PDF下载

7906图片预览
型号: 7906
PDF下载: 下载PDF文件 查看货源
内容描述: 16位单片机 [16-BIT SINGLE-CHIP MICROCOMPUTER]
分类和应用: 计算机
文件页数/大小: 531 页 / 3056 K
品牌: RENESAS [ RENESAS TECHNOLOGY CORP ]
 浏览型号7906的Datasheet PDF文件第196页浏览型号7906的Datasheet PDF文件第197页浏览型号7906的Datasheet PDF文件第198页浏览型号7906的Datasheet PDF文件第199页浏览型号7906的Datasheet PDF文件第201页浏览型号7906的Datasheet PDF文件第202页浏览型号7906的Datasheet PDF文件第203页浏览型号7906的Datasheet PDF文件第204页  
PULSE OUTPUT PORT MODE  
9.4 Pulse output port mode operation  
9.4 Pulse output port mode operation  
9.4.1 Pulse output trigger  
(1) RTP0  
The pulse output trigger can be selected from an internal trigger and an external trigger.  
When the pulse output trigger select bits (bits 7, 6 at address A816) = 00 ,an internal trigger is  
,an external trigger is selected.  
0
to RTP0  
3
in pulse mode 0, Pulse mode 1  
2
selected; when these bits = 01  
2
,” “10  
2
,or 11  
2
Internal trigger  
A trigger occurs at an underflow of timer A0. This trigger occurrence can be confirmed by using  
the timer A0 interrupt request bit.  
External trigger  
A trigger occurs at a valid edge input to pin RTPTRG0 (Note). This trigger occurrence can be confi-  
rmed by using the INT  
edges.  
3
interrupt request bit. Table 9.4.1 lists the setting of INT  
3
according to valid  
Also, the allocation of pin RTPTRG0 can be changed by the pin INT  
address AE16).  
3
/RTPTRG0 select bit (bit 3 at  
Be sure to clear the port direction registers bit, corresponding to pin RTPTRG0, to 0in order to  
set the port pin to the input mode.  
Note: This is set by the pulse output trigger select bits (bits 7, 6 at address A816).  
Table 9.4.1 Setting of INT according to valid edges  
3
Valid edge input to pin RTPTRG0  
Setting of INT  
Falling (edge sense)  
Rising (edge sense)  
Falling and Rising (edge sense): used alternately  
3
(Note)  
Falling  
Rising  
Falling and Rising  
Note: Refer to section 6.10 External interrupts.”  
(2) RTP1  
0
, RTP1 in pulse mode 0  
1
The pulse output trigger is an internal trigger.  
A trigger occurs at an underflow of timer A3. This trigger occurrences can be confirmed by using the  
timer A3 interrupt request bit.  
7906 Group Users Manual Rev.2.0  
9-19  
 复制成功!